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ABSTRACT

CMOS RF circuit design has been an ever-lasting research field. It gained so much
attention since RF circuits have high mobility and wide band efficiency, while CMOS
technology has the advantage of low cost and better capability of integration. At the same time,
IC circuits never stopped scaling down for the recent many decades. Reliability issues with RF
circuits have become more and more severe with device scaling down: reliability effects such as
gate oxide break down, hot carrier injection, negative bias temperature instability, have been
amplified as the device size shrinks. Process variability issues also become more predominant as
the feature size decreases. With these insights provided, reliability and variability evaluations on
typical RF circuits and possible compensation techniques are highly desirable.
In this work, a class E power amplifier is designed and laid out using TSMC 0.18 µm RF
technology and the chip was fabricated. Oxide stress and hot electron tests were carried out at
elevated supply voltage, fresh measurement results were compared with different stress
conditions after 10 hours. Test results matched very well with mixed mode circuit simulations,
proved that hot carrier effects degrades PA performances like output power, power efficiency,
etc.
Self- heating effects were examined on a class AB power amplifier since PA has high
power operations. Device temperature simulation was done both in DC and mixed mode level.
Different gate biasing techniques were analyzed and their abilities to compensate output power
were compared. A simple gate biasing circuit turned out to be efficient to compensate selfheating effects under different localized heating situations.
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Process variation was studied on a classic Colpitts oscillator using Monte-Carlo
simulation. Phase noise was examined since it is a key parameter in oscillator. Phase noise was
modeled using analytical equations and supported by good match between MATLAB results and
ADS simulation. An adaptive body biasing circuit was proposed to eliminate process variation.
Results from probability density function simulation demonstrated its capability to relieve
process variation on phase noise. Standard deviation of phase noise with adaptive body bias is
much less than the one without compensation.
Finally, a robust, adaptive design technique using PLL as on-chip sensor to reduce
Process, Voltage, Temperature (P.V.T.) variations and other aging effects on RF PA was
evaluated. The frequency and phase of ring oscillator need to be adjusted to follow the frequency
and phase of input in PLL no matter how the working condition varies. As a result, the control
signal of ring oscillator has to fluctuate according to the working condition, reflecting the P.V.T
changes. RF circuits suffer from similar P.V.T. variations. The control signal of PLL is
introduced to RF circuits and converted to the adaptive tuning voltage for substrate bias.
Simulation results illustrate that the PA output power under different variations is more flat than
the one with no compensation. Analytical equations show good support to what has been
observed.
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To my parents and my little sunshine.
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CHAPTER ONE: INTRODUCTION
1.1 Motivation

For centuries, semiconductor industry has followed a rule called “Moore’s Law”. That
the device size will scale down by a factor of two every three years and transistor density would
double every one or two years. This trend has been proved in digital IC field. Analog and RF
circuit systems are a little bit behind this trend, but generally device sizes in these fields are also
shrinking with time. Ideally, technology scaling will keep the “constant field scaling”, with both
lateral and vertical dimensions decrease by the same percentage, threshold voltage and supply
voltage decrease by the same percentage, and doping level increase by the same amount too. In
practice, this is hard to realize, mostly because supply voltage and threshold voltage can’t shrink
with the same pace, and also due to inevitable short channel caused second order effects. As a
result, a mixture of “constant field scaling” and “constant voltage scaling” is what we have. This
increases the electric field and thus raises the possibility of device breakdown and other
reliability issues.
CMOS technology has its advantage in low cost and high integrity and finds its
applications in high frequency ICs. With the rapid growth of IC industry, CMOS RFICs are
widely used in wireless communication systems, like mobile phone and TV, Bluetooth, WLAN,
wireless sensing system, etc. Due to aggressive scaling in device dimensions for improving
speed and functionality, CMOS transistors in the deep sub-micrometer to nanometer regime has
resulted in major reliability issues including gate oxide breakdown and channel hot electron
degradation, NBTI, and variability.
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Many RF circuits are vulnerable to RF reliability issues mentioned above, they suffer
from different reliability problems since they have different operation schemes and different
structures. It is very urgent to study the sources and reasons of their reliability and variability
issues, compare possible compensation circuits and their effects on circuit performances, thus
aiming for the goal of high yield and better reliability performance. Unfortunately, there have not
been any universal rules developed on the relationship between RF circuits and susceptible
reliability issues yet. Each RF circuits should be studied individually according to its unique
features.
Power amplifier and oscillator are essential parts in RF transceivers. Power amplifier is
the last one before antenna in a transmitter and serves to amplifier the power to be transmitted.
Oscillators are used to provide signal sources for frequency conversion and carrier generation. It
is of great significance to keep them working stably over variations of temperature, process,
voltage supply, and other stress and degradation conditions.

1.2 Goal of research

This work is mainly focused on solving issues listed below:
1. Principle and theoretical study of typical reliability issues (Impact Ionization, selfheating effects) and verification by device and circuit level simulations.
2. Circuit design and chip implementation of RF PA, trippler, oscillator circuits.
3. Reliability analysis based on experimental results on class E PA.
4. Propose and compare possible compensation circuits, like adaptive gate biasing
circuit, adaptive body biasing circuits, on chip PLL, etc.
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5. Set up equations and modeling circuit behavior in Matlab, compare with ADS
simulation results.
6. Monte-Carlo simulation to demonstrate variability issues and compensation effects of
adaptive body biasing circuit.

1.3 Results outline

To summarize, chapter two gives an overview of current reliability and variability issues
remained in RF circuits design. The author evaluated hot electron and oxide stress effects on
Class E PA by designed chip and experiments, details are shown in chapter three. Temperature
compensation technique is established for RF PA, verified with analytical equations, this is
described in chapter four. Chapter five examined Process variations and reliability on Colpitts
oscillator using Monte Carlo simulation and mixed-mode simulation, and supported by analytical
equations. A robust, adaptive design technique to reduce PVT variation effects on RF circuits is
developed in chapter six. Chapter seven is the final conclusion and future work.
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CHAPTER TWO: RF CIRCUITS AND RELIABILITY ISSUES
OVERVIEW
2.1 Breakdown
Breakdown refers to the destruction at the gate oxide of a MOSFET due to overstressed
electrical field. It is claimed that a complete evolution of gate breakdown is composed of four
stages as shown in Figure 1[1]: SILC (Stress Induced Leakage Current) stage, Di-BD (Digital
Breakdown) stage, An-BD (Analogue Breakdown) stage and HBD (Hard Breakdown) stage.

Figure 1: Illustration of a complete evolution of gate breakdown[1].

There are some random weak spots within the dielectric which comes from the uneven or
poor dielectric growth process, which is described in Figure 2. They may contain sodium ions,
contaminations or crystalline Si defects. Defects within the gate oxide are usually called traps
because the degraded oxide can trap charges. Traps allow for creation of conduction path.
Different factors that induce the formation of traps within the gate oxide include the electric field,
4

hot carriers, and radiation. In the first stage, which is also called Pre-TDDB, Trap assisted
tunneling (TAT) is initiated and results in a power law increase of the leakage current with time.
Leakage current at this stage is quite low, typically below 0.1μA.

Figure 2: Formation of traps within dielectric.

If the stress lasts longer, more and more defects are accumulated; the average distance
between defects becomes smaller. Some defects may now get connected and form a complete
conducting path bridging the gate and substrate, as in Figure 3. Once this conduction path is
created we have Soft Breakdown (SBD). Soft breakdown is a chronic, long term effects usually
caused by relatively low gate oxide stress. The property of this MOSFET changes from the
normalized value, The threshold voltage and channel mobility will shift, the current-voltage
characteristics will also vary, as proved in many works[ 2 ].In order to further explain the
mechanism of soft breakdown in details, many models have been proposed, including Anode
Hole Injection Model[ 3], Electron Trap Generation Model[4 ,5], and Percolation Model [6,7].
This phenomenon is also termed as “percolation” of traps, evolves the device into postBD regime, two distinct stages occur, which are Digital breakdown and Analog breakdown. In
Di-BD, gate current random telegraph noise (RTN) fluctuates between certain fixed discrete
current levels. These fluctuations are attributed to the Poissonian trapping-detrapping mechanism
5

of the electrons at the oxygen vacancy defect region. An-BD takes place when the average
leakage current starts to increase monotonically, usually in an exponential manner. The transition
from Di-BD to An-BD is governed by a critical voltage, VCRIT.

Figure 3: Soft Breakdown.

The last stage of dielectric wear out is hard breakdown (HBD), as shown in Figure 4.
SBD and HBD are typically believed to have the same physical origin, related to the same kind
of defects and BD triggering conditions

[ 8]

.There is an apparent continuity from SBD to HBD.

The energy dissipation amount determines the severity of the BD, either SBD (weaker) or HBD
(stronger)

[9]

.However, There haven’t been any clear definition of BD hardness and boundary

between SBD and HBD [ 10].
Each dielectric material has a maximum electric field it can intrinsically sustain
(dielectric strength). To make a MOSFET function properly, it must operates within the
insulating limit of the dielectric layer. As the stress becomes higher, the electrical field inside the
gate oxide goes far beyond the insulating limitation of dialectics. More traps will be generated
and thus better conduction is formed. As the gate tunneling current becomes stronger, more heat
is generated, resulting more thermal damages inside the gate, which turn out as gate traps. This
self-sustaining mechanism goes on and will amplifier itself, finally avalanches into HBD. Once
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the avalanche happens, it happens very quickly, the transistor lost its characteristics and there is
no more gate control, the damage caused is permanent and device is non-reversibly ruined.

Figure 4: Hard Breakdown.

Figure 5 is a picture of after-breakdown from Emission Microscopy (EMMI).[11] Light
regions are the areas of gate-oxide breakdown where the Silicon has melted. After a HBD,
usually silicon in the breakdown spots melts, oxygen is released, and silicon filament is formed
from gate to substrate. Typically, not only the gate oxide is ruptured after HBD, but also the Si
substrate channel is severely damaged by gate oxide BD-induced thermal effect. In some cases, a
direct short in the channel between source and drain is observed from TEM in HBD MOSFETs.

Figure 5: EMMI image of the gate after breakdown.
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2.2 Hot carrier injection
2.2.1 A review of hot carrier injection mechanism
Silicon crystal breaks at the interface between silicon and gate oxide, which gives rise to
many dangling bonds, as well as extra energy states. When this MOSFET is operated in
saturation region, the lateral electrical field can be high because of the large source–drain voltage.
As we know that the mobility of carriers depends on the lateral electrical field of the channel, the
velocity of carriers will approach a saturation value, which is about 107cm/s when electrical field
is sufficiently high. However, there exist some carriers whose instantaneous velocity and kinetic
energy continues to increase, which accelerate themselves near the drain region under the
influence of high lateral field. These carriers (electrons and holes) are what we called “Hot
carriers”, illustrated in Figure 6. High field-induced impact ionization accelerates the generation
of hot electrons and holes at the drain region of the MOS transistor [12].
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Figure 6: Hot carriers inject into gate, drain and substrate.

Hot carrier effects result from heating and subsequent carriers’ tunneling into gate oxide.
Localized and non-uniform interface states (Nit) and oxide charges (Not) near the drain junction
of the transistor will be built up [13]. Traps will be generated both at the interface and in the oxide.
Hot electrons may inject into the gate oxide and increase the oxide trap charge, while hot holes
could generate excess interface states between the SiO2 and Si interface. These interface traps
can capture or release charge carriers from or to the channel. Electrons can be absorbed by the
drain and holes by the sbustrate, causing substrate current which may further induce latch up
effects. Carriers can also inject into gate oxide and flow out of the gate terminal, causing gate
current. All these defects will leads to threshold voltage shift, trans-conductance degradation,
drain current reduction, etc., and eventually lead to device failure.
There are four injection mechanism distinguished by the way hot carriers injection into
dielectric. They are namely channel hot-electron (CHE) injection, drain avalanche hot-carrier
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(DAHC) injection, substrate hot-electron/hole (SHE/SHH) injection, and secondary generated
hot-electron (SGHE) injection.
CHE happens mostly when VGS is equal to VDS. Electrons that have gained high kinetic
energy across the channel overcome the barrier between Si-SiO2 and inject into gate at the drain
end of the channel. Gate current can be measured with moderate VGS and VDS. When VGS is not
high engough, it cann’t generate strong enough vertival field to draw the electrons to gate
terminal.
DAHC is mainly caused if VDS is too high, higher than VGS, impact ionization is
triggered at the drain area. Both electrons and holes are injected into gate and current flow will
be smaller. Some of the carriers can inject into substrate and leads to a bulk current.
SHE/SHH is due to high bias voltage, either positive or negative. Carriers in the substrate
generated either from optical generation or electrical injection from a buried p-n junction are
driven into the Si-SiO2 interface, and later on they gain high kinetic energy in the depletion
region and inject into oxide finally.
SGHE originates from photon induced generation process when both Vsub and high VDS
exist. As a combined effect of DAHC and SHE/SHH, electron –hole pairs are generated due to
impact ionization, photons are generated in the high field area near drain, secondary electron –
hole pairs are generated all these resulted carriers of avalanch multiplication can inject into
oxide, get trapped and degrade the device performance.
2.2.2 Life time determination

It is important to investigate the life time of a device in reliability study. The life time is
how long it can function before it degrades to meet a certain criteria under normal operation
conditions. The life time is usually determined by experiment approach when the failure
10

mechanism is accelerated, like higher temperature, high operation voltage or current, etc. The
criteria to judge is often selected as a degradation parameter that is relevant to the damage caused.
As electrical parameter variation is based on both the amount of damage and the influence the
damage has on the electrical characteristics, charge pump current allows to separate these two
effects and provides only the effect of real damage.
For hot carrier effects, there are many life time determination methods been proposed
during the years of research, most of them are based on the exaggerated drain voltage, since this
mechanism is not a strong function of temperature. One of the most famous is the lucky electron
model proposed by Simon Tam, etc.[14] They analyzed three probabilities that are critical to form
channel hot electron injection current. These are: a) probability of a hot electron to gain enough
kinetic energy. b) Probability of keeping away from inelastic collision during transport to SiSiO2 interface. c) Probability of suffering no collision in the oxide image-potential well. They
reaffirmed a correlation between the gate current and the substrate current both by theory and
experiments.
Here, we use generated interface traps ∆𝑁𝑖𝑡 to evaluate how much damage is caused, thus to

derive the life time 𝜏 as when ∆𝑁𝑖𝑡 reach a certain amount. ∆𝑁𝑖𝑡 can be expressed using this

equation[15 ]

∅

𝐼

∆𝑁𝑖𝑡 (𝑡) = 𝐶1 [𝑊𝑑 ∗ 𝑡 ∗ 𝑒𝑥𝑝(− 𝑞𝜆𝑖𝑡,𝑒
)]𝑛
𝐸

(1)

𝑒 𝑚

Where W is the width of the device, ∅𝑖𝑡,𝑒 is the energy an electron needs to generate interface trap

and 𝜆𝑒 is the hot electron mean free path. Electrical field 𝐸𝑚 can be derived by a measurement of drain
and substrate current, given that
ionization energy.

𝐼𝑠𝑢𝑏
𝐼𝑑

∅𝑖

= 𝐶2 exp(− 𝑞𝜆

𝑒 𝐸𝑚
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).C1 and C2 are coefficients, ∅𝑖 is the impact

Besides interface trap∆𝑁𝑖𝑡 , several conventional parameters have been commonly used,

like electrical parameters which measure the change of electrical characteristics:∆ 𝑉𝑇𝐻 , ∆ 𝑔𝑚 /𝑔𝑚 ,
∆ 𝐼𝑑 /𝐼𝑑 , and physical parameters that measure the real damage of the interface: charge pump
current.

2.2.3 Strategies to improve hot carrier reliability
Hot carrier effect is one of the main reasons that cause RF circuit failure. It has become a
hot field of study that even over shadows gate oxide breakdown effect. It is well known that
HCD is a strongly dependent on internal electric field distribution of the MOSFET. The lateral
electric field near the drain junction is responsible for carrier heating and avalanche (monitored
by substrate current), and the vertical electric field influences carrier injection into the gate oxide
(monitored by gate current). As CMOS device dimension keep scaling down, the internal electric
field distributions are changing and so is the carrier heating and injection processes. This makes
the hot carrier reliability increasingly important for digital and RF circuit performance. So it’s
also important to know how to improve the hot electron reliability.
The first way to think about is to increase channel length, this is very straightforward
since it reduce the lateral electrical field at a given source drain voltage.
Another way is through drain engineering, specifically through double diffusion of source
/drain or also called lightly doped drain to reduce the E-field near the drain. The generation of
hot carrier at a given supply voltage is limited by reducing the lateral electric field. In these
devices the drain and depletion area is connected by a lightly doped area, so the transition near
the drain is smoother.
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The third way is to improve gate dialectics by using better quality materials for gate, like
nitride oxides and/or oxy-nitride. This is important since it minimize the damage in the oxide for
a given hot carrier injection influences.
People also suggest to move the maximum drain electric field deeper in the channel, so
that the position of hot-carriers generated are away from the Si-SiO2 interface, their chances to
be injected into the oxide is reduced [16].

2.3 NBTI Effects
2.3.1 What is NBTI
Negative Bias Temperature Instability (NBTI) is a main reliability concern in modern
digital and analog/RF circuit design. It is a key issue for PMOS transistors since they are mostly
operated with negative gate bias condition. It causes the PMOS characteristics like threshold and
linear and saturation current, gate-drain capacitance to shift from normal value due to the buildup of positive interface charges. Device scaling as well as elevated temperature will make the
degradation more severe. As the thickness of gate oxide becomes smaller than 4 nm, the
threshold degradation caused by NBTI effects of PMOS transistor has more effects on device
lifetime, even greater than what is caused by hot carrier injection effects. What’s more, since hot
carrier effects only take place when there is current flow in the channel, NBTI can happen as
long as there is static stress on the gate, NBTI degradation is exacerbated in most modern
appliances during standby mode.[17 ] The degradation exhibits logarithmic dependence on time.
For NMOS transistors, positive gate bias leads to the corresponding degradation mechanism
called PBTI (Positive Bias Temperature Instability).
While the exact scheme of NBTI mechanism is still not yet fully discovered, it is widely
accepted that interface traps are the main reason to cause the degradation. Charge pumping and
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gate leakage current measurements revealed that NBTI under moderate oxide fields is purely due
to interface traps Nit and the generated oxide traps Not can be neglected[18] . Interface traps are
generated since Silicon-Hydrogen bonds break at the interface of Si-SiO2. The broken Silicon
bonds become the interface Trap near the Si-SiO2 interface and the Hydrogen atoms and
molecules diffuse into the gate oxide. The inverse process called annealing re-connects the
interface trap and floating Hydrogen and reduces the number of interface traps as well as
threshold voltage.
Time dependence of trap generation can be described by a simple power law:[19]
N

0

hb
Nit − Nit 0 = (1+vt)
α

(2)

Nit is interface trap concentration, Nit 0 and Nhb 0 are the initial concentrations of

interface traps and Si-H bonds (or the concentration of hydrogen on Si bonds) respectively. The
−ϵA

power α is stress dependent and varies between 0 and 1. v = vA e kT is a reaction constant in the
Arrhenius approximation, ϵA is the Si-H activation energy, and T is the Si-H temperature.

Another model that can interpret negative bias temperature instability (NBTI) phenomena

is the Reaction and Diffusion (R-D) model, as shown in Figure 7. This model describes how the
Si-H bond break at the interface, electrically active interface state and a mobile, hydrogen related
species are formed, subsequently, how the hydrogen species travel away from the interface into
the dielectric. The reverse process: transport of a diffusing hydrogen species back to the interface
and re-passivation of a Si-H dangling bond is called recovery.
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Figure 7: Illustration of Reaction and Diffusion Model.

The diffusion of hydrogen in oxide can be expressed as follows:
dNH
dx

dNH
dt

D

=

dNhb
dt

=D

dNH
dx

d2 NH
dx2

x=0

0 < x < xp

= −k p �NH − NH 0 �

(3)

x = xp

−ϵH

NH is a concentration of hydrogen in oxide, D = D0 e kT is its diffusion coefficient, x =

0is a coordinate of the silicon–oxide interface, x = xp is the coordinate of the oxide–polysilicon
gate interface (which is equal to the oxide thickness), k p is the surface recombination velocity at

the oxide–polysilicon gate interface, and NH 0 is an equilibrium (initial) concentration of
hydrogen in the oxide.

2.3.2 Lifetime estimation and ways to mitigate NBTI effects in RF circuits
There is no specific standard how to determine a device’s life time over NBTI
effects up to now. Many test conditions and projection methods are used in industry. However it
is common to set a 10% shift criteria for a key parameter like threshold voltage, saturate drain
current, or trap concentration at 125 oC, this is the edge to decide whether it’s a working or failed
device.
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Two methods are used to predict the lifetime in simulation:
a): Simulate a normal-operating device using transient directly for a time long enough
(like, 30 years), wait till the criteria parameter reaches the limit pre-defined (10% shift). The
lifetime 𝜏𝐷 is determined by the point the criteria is met.

b): The second way is to calculate the de-passivation constants ratio between stressed

and unstressed conditions vstress/v, then apply extrapolation to get the degradation. In Quasistationary, if the previous transient statement result of the device lifetime is 𝜏𝐷 𝑠𝑡𝑟𝑒𝑠𝑠 , device life
time can then be predicted as 𝜏𝐷 = (v stress /v)𝜏𝐷 𝑠𝑡𝑟𝑒𝑠𝑠 .

As previously mentioned, negative gate biasing and high temperature will accelerate the

aging of the device due to NBTI effect, so the most straightforward way to extend the device life
time is to operate the device at lower temperature with less negative gate biasing on PMOS
transistor.

At the same time, there are many solutions proposed for robust design aspect: adjust Vdd
and Vth to compensate for NBTI degradation over the years of usage. It is found that there exist
an optimum Vdd value to reach the minimum performance of degradation.[20] Also traditionally
there is gate sizing technique to allow for enough product reliability in sacrifice of more design
overhead, this can be realized by oversizing of the entire gate, especially oversizing PMOS. By
properly tuning the duty cycle of the circuit, it gives more recovery time on the gate compared to
the stress time, thus less Vth shift can be expected. [21]
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2.4 Variability issues
As the characteristic dimensions of device becomes smaller and smaller, it becomes
harder and harder to precisely control the physical dimensions and dopant levels during the
fabrication process. As a result, these growing uncertainties lead to more and more statistic
variations in circuit performance and behaviors from designed circuit. Traditionally, designers
tend to think in a deterministic way, while with these variability issues become too big to ignore,
designers got more problem to solve. As shown in Figure 8, initially, process variation has been
treated mainly as die to die variation, that is the difference originated from different die
environments, but devices from the same die share the same properties. With the device size
shrinks, intra-die variations have become the main concern for design since it will cause local
mismatch even if chips are cut from the same die.

Figure 8: Variability issue inside and among dies.

It is generally believed that three sources contribute to process variations, namely:
random dopant fluctuation (RDF), line edge roughness (LER), and poly gate granularity (PGG).
RDF has been the main contributor to process variation for a long period. Shown in Figure 9,
within each single device, there are many regions needed to be doped to different levels
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according to the specific device design. However, as shown in Figure 10, with technology node
becomes smaller and smaller, the average number of dopant atoms become less and less,
giving more challenges to process control[ 22 ]. At the same time, certain amount of dopant
fluctuation will have more effects on device properties thus circuit performances.

Figure 9: Different doping levels inside device.

Figure 10: Average Number of dopant atoms with technology nodes.

Line edge roughness is another source of process variations and is illustrated in Figure
11, it is defined a random deviation of line edges from gate definition, it is mostly dependent on
poly gate patterning. LER is associated with the variations in sub-threshold current as well as
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threshold voltage of a device. Fabrication process like photo-resist (PR) type, thickness, substrate
reflectivity, image contrast, etching type and condition will greatly affect the amount of LER,
and improvement in such factors will minimize process variations caused by LER. LER does not
scale with line width easily.

Figure 11: Illustration of line edge roughness.

Poly gate granularity (PGG) is another important source of variability, illustrated in
Figure 12. One direct reason is gate dielectric thickness variations from the defined value. There
are other reasons caused by granularity of matter: Faster diffusion along the grain boundaries
lead to doping non-uniformity. Besides these two reasons, as a results of granularity of poly gate,
the density of defect states are high between the grain boundaries, which will cause Fermi level
pinning at these boundaries. Fermi level pinning will then cause surface potential fluctuation
within MOSFET channel, thus results in variations in threshold voltage and current
characteristics.[23]
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Figure 12: Granularity of poly gate.

Figure 13 compares the channel length dependence of σVT introduced by these three
sources according to ITRS.[24 ]The average size of the poly silicon grains was kept at 40 nm for
all channel length that will keep PGG constant. One can see that σVT change becomes larger and
larger with device size shrinks in three cases. The line with diamond shows the effect caused by
random discrete dopant only. While the one with square shows three with LER scales down
according to ITRS. The one with triangle shows the total effects if LER is constant, which is
4nm. In the last case σVT increases rapidly with reduced L since LER becomes the dominant
source of variability for shorter channel length.

Figure 13: Channel length dependence of σVT, ITRS.
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2.5 Second Order and Short Channel effects
In analyzing the behavior of a MOSFET, most likely we treat it as ideal for simplicity. In
fact, there are many essential effects that MOSFET suffers from during actual MOSFET
operation. Among which the most common ones are second order effects and short channel
effects.
2.5.1 Second order effects
Second order effects include body effect, channel length modulation effect and subthreshold conduction. Body effects take place when the body terminal has the different electric
potential with the source terminal, the threshold voltage will shift from the normal value. If a
negative body bias is applied to a NMOS, a higher gate supply is required to compensate the
holes that were drawn by a negative body bias. Two equations are cited here to describe the
relationship:
𝑉𝑇𝐻 = 𝑉𝑇𝐻0 + 𝛾(�|2∅𝐹 + 𝑉𝑆𝐵 | − �|2∅𝐹 |),
And, 𝑉𝑇𝐻0 = ∅𝑆 + 2∅𝐹 +

𝑄𝑑𝑒𝑝
𝐶𝑜𝑥

(4)

.

(5)

VTH0 is defined as the gate voltage at which the interface turns from the depletion region
to inversion region, that is the interface is “as much n-type as the substrate is p-type”. ∅𝑀𝑆 is the

difference of work function between the gate and the substrate, ∅𝐹 =

𝑘𝑇
𝑞

ln(

𝑁𝑠𝑢𝑏
𝑛𝑖

), 𝑁𝑠𝑢𝑏 is the

doping concentration of the substrate, 𝑛𝑖 is the intrinsic carrier(either hole or electron)

concentration, for Silicon at 300K, it is 1.5×1010/cm3. 𝑄𝑑𝑒𝑝 = �4𝑞𝜖𝑠𝑖 |∅𝐹 |𝑁𝑠𝑢𝑏 , is the charge in

the depletion region and 𝜖𝑠𝑖 denotes the dielectric constant of silicon. Cox is the gate oxide
capacitance per unit area. (Another way to define VTH0 is to plot the inverse on-resistance of the
device as a function of VGS and extrapolate it to zero, as R on −1 = µCox
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W
L

(VGS − VTH0 ) the VGS

value is defined as VTH0) 𝛾 =

�2𝑞𝜖𝑠 𝑁𝑠𝑢𝑏
𝐶𝑜𝑥

is the body effects coefficient lies in the range of 0.3 to

0.4 V1/2. VSB=VS-VB is the source bulk potential difference.
The Body terminal can be utilized as a second gate in terms of control the drain current.

That is for a NMOS, when Body bias is more positive, the threshold voltage will be lowered,
thus increase the drain current.
Channel length modulation is triggered when “pinch off” is started as the drain source
voltage is greater than over-drive voltage. The effective inverted channel length becomes shorter
and the drain current is increased by a factor of λVDS in saturation region. As a result, the role for

a MOSFET as a current source in saturation region is no more ideal. The effect of channel-length

modulation is less for a long-channel MOSFET than for a short-channel MOSFET. λ is larger

with device size scaling down, that is the slope of ID vs. VDS curve is proportional to 1/L2. The
effect of channel-length modulation or DIBL (which cause ID to increase linearly with VDS) is
modeled by the transistor output resistance, ro as shown in Figure 14.

Figure 14: Small signal model for MOSFET in saturation region.

Sub-threshold conduction is another non-ideal effect in MOSFET operation. That is the
switch cannot shut down thoroughly, drain current remains noticeable even when gate voltage is
below threshold voltage. This is called sub-threshold region or week inversion region. The drain
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current is exponentially dependent on VGS, for VDS greater than 0.2 V, ID = I0 exp

qVGS
kTζ

, and ζ is

non-ideal factor larger than 1, I0 is a process dependent constant. At room temperature with
typical value of ζ, ID drops by one decade when VGS drop by 80 mV. This is an obvious obstacle
for low power circuit design, especially for large memories.
2.5.2 Short channel effects
Short channel effects are becoming more and more severe and drawing increasing attract
as device keeps scaling down. Ideally the scaling should follow these three rules to keep the
electric field remain constant. A) all the vertical and lateral dimensions reduce by α (Source
/Drain junctions’ depth is hard to reduce). B) threshold and supply voltage decrease by α ( Both
turn out to be hard to scale) C) all doping levels increase by α .
In practice, since a)power supply is not scaled down proportionally and electrical field
increased, b) Threshold voltage is not scaled easily since sub-threshold slope is not saclable, c)
mobility decreases as increased doping level in substrate scaling down d) The built in potential
∅B =

kT
q

Wd = �

ln(NA ND /ni 2 ) increases with NA and ND. Thus the total width of depletion region

2ϵsi
q

�

1

NA

+

1

ND

� (∅B + VR ) as well as the depletion region capacitanceCd = �

ϵsi qNsub
4∅B

is

not scaled by α. e) the depth of source/ drain junction can’t scale easily. Technology scaling has
followed a mixture of constant field and constant voltage trends, inviting more reliability issues
and design challenges.
Short channel effects find their expression mainly on threshold voltage variation,
mobility degradation due to vertical field strengthen, velocity saturation, drain output impedance
variation, and hot carrier effects which was described in this chapter.
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Sub-threshold slope S means how much lower VGS needs to be to make the drain current
becomes ten times less. A small S is desirable to scale down threshold voltage VTH. S is defined
as S = 2.3

kT
q

C

�1 + C d � V/dec, and its magnitude is relatively constant. This sub-threshold
ox

behavior makes VTH hard to scale.

VTH has negative temperature dependence, about -1mV/oK. That brings threshold voltage
variation when the operating environment is unstable. Research also proved that longer channel
length has higher threshold voltage since the effects of charge sharing in less evident in longer
devices, shown in Figure 15. And since channel length cannot be accurately controlled during
fabrication, causing another uncertainty of threshold voltage. DIBL (Drain Induced Barrier
Lowering) is also related to threshold voltage variation. The lift in drain voltage helps the gate
voltage to increase the potential at the interface and draw carriers from source, the barrier to the
flow of charge and threshold voltage is lower as a result.

VTH

Leff
Figure 15: Threshold voltage roll off.

Small-geometry devices suffer from more severe mobility degradation as gate oxide –
channel electrical field becomes higher. The charge carriers are confined to a narrower region
and more carrier scattering leads to lower mobility rate. An empirical equation to model this
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effect is µeff = 1+θ(V

µ0

GS −VTH )

, here, µ0 is the low-field mobility and θ is a fitting parameter

roughly equal to 10-7/tox V-1,note here that θ is inverse proportional to tox (electrical field in oxide

is larger, more scattering) and makes the degradation even stronger. The results of mobility

degradation include decrease in current capability and trans-conductance and higher even
harmonics in the drain current and more non-linearity.
The traveling speed of carriers is determined by the lateral electric field. While increase
with lateral electric field, it starts to saturate at around 105m/s when the electric field is
sufficiently high, like 106V/m. The carrier velocity no longer increases because the carriers lose
energy through increased levels of interaction with the lattice. The saturated drain current can be
expressed in this equation: 𝐼𝐷 = 𝑣𝑠𝑎𝑡 𝑊𝐶𝑜𝑥 (𝑉𝐺𝑆 − 𝑉𝑇𝐻 ), and is linearly proportional to over-drive

voltage and does not depend on length. That is if VGS is increased by a certain amount, the drain

current increases less compared to without saturation effect. The consequence is that current
saturation occurs before pinch-off and lower trans-conductance as predicted by the square law.
Drain output impedance can be approximated as [25]
𝑟𝑜 =

2𝐿

1

∆𝐿
1− 𝐼𝐷
𝐿

𝑞𝑁

𝐵
� 2𝜖 (𝑉𝐷𝑆 − 𝑉𝐷𝑆,𝑠𝑎𝑡 )

(6)

𝑠𝑖

𝑉𝐷𝑆,𝑠𝑎𝑡 is the drain-source voltage at the onset of pinch-off.Also, 𝑟𝑜 ≡

𝜕𝑉𝐷𝑆
𝜕𝐼𝐷

≈

1

𝜆𝐼𝐷

. The

trend of 𝑟𝑜 with VDS is displayed in Figure 16. As VDS increases, the channel length modulation
effects dominate at the first phase. Since ID increase less for the same amount of VDS increase,
output impedance will increase. At the second phase, DIBL (Drain Induced Barrier Lowering),
which makes output impedance smaller, becomes significant as VDS increases further. These two
effects co-exist and the output impedance curve stays flat in this phase. As VDS increment
continues into the third phase, impact ionization near the drain area generates large current
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flowing from drain to substrate, the output impedance drops dramatically, this overcomes the
aforementioned two effects, and the curve droops finally.

ro

Channel Length
Modulation and Drain
Induced Barrier
Lowering

Impact
Ionization

Channel Length
Modulation

VDS
Figure 16: Overall variation of Ro vs. VDS.
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CHAPTER THREE: EXPERIMENTAL VERIFICATION ON A
CASODE CLASS E PA
3.1 PA overview
3.1.1 Classifications
By definition, a power amplifier is an amplifier which is used to greatly amplify the input
signal in power, that is, the output power of a PA should be much higher than the input power.
Typically, it is used at the final amplification stage of a transmission system. Power amplifiers
distinguished themselves from small signal amplifiers in a way that signal currents of PAs are
highly dependent on DC bias level on the gate, thus serious distortion/low linearity is expected.
Power amplifiers are traditionally categorized in an alphabetical order according to their
circuit configurations and operation mode (current or switch). Like Class A, B, C, AB, D, E, F,
different classes are distinguished with tradeoff between linearity and power efficiency. There is
no "better" or "worse" class than any other class, people can choose the type of operation by the
specific design spec in different amplifying circuit.
Here are the advantages and disadvantages of each class of PAs:
Class A PA: Usually there is one single transistor being used and it is turned on the whole
cycle of the input signal, there is current flowing also. Thus the output signal faithfully follows
the input signal but the power efficiency can be less than 40%. It is widely used in high quality
audio instruments and rarely used in high power designs.
Class B PA: The output transistor is biased so that it is on for half cycle. Typically this
class has two different types of transistors. Each transistor is turned on for half cycle and the
output signal is combined by these two outputs. Class B operation has no DC bias voltage;
instead the transistor only conducts when the input signal is greater than the transistor’s threshold
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voltage. When the lower part of the input waveform is below this threshold voltage, which is
during the time when both transistors are "OFF", the output signal will not be reproduced
accurately, resulting in a distorted area of the output waveform. So there is a small part of the
output waveform around the zero voltage cross over point distorted. This causes a problem
named ‘Crossover distortion’. Class B PA is twice as efficient as class A amplifiers with a
maximum theoretical efficiency of about 70% because the amplifying device only conducts (and
uses power) for half of the input signal. They are mostly used in low cost designs and where the
signal quality requirements are not so high.
Class AB PA has an efficiency rating between that of Class A and Class B but poorer
signal reproduction than class A amplifiers. They also use pairs of transistors, but with both of
them being biased slightly ON so that the crossover distortion (associated with Class B amps) is
largely eliminated. They are called Class AB since they combine the merits of both Class A and
Class B. If the drain current of a Class AB, iD= IDC+irfcos𝜔 0t, then the conduction angle
I

2∅=2*cos(- iDC). Class AB is probably the most common amplifier class currently used in home
rf

stereo and similar amplifiers.

Class C PA, the transistor conducts for less than half cycle and thus it is the most efficient
amplifier class as only a very small portion of the input signal is amplified therefore the output
signal bears very little resemblance to the input signal. Class C amplifiers have the worst signal
reproduction. It is not used for audio systems but widely used in RF circuits.
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Figure 17: Summary of current mode PA operation.

Figure 17 summarized the characteristics of four current mode power amplifiers. To
maintain the active device working as a voltage controlled current source, drain voltage must be
precisely controlled so that it does not enter triode region. This requirement makes efficiency
highly dependent on supply voltage, component values, and Q of matching network.[ 26] To
summarize these four classes in a more clear way, we get table 1 as shown below:
Table 1: Summary of four current mode Pas.
Class

A

B

C

AB

Conduction
Angle

360o

180o

Less than 90o

180 to 360o

Position of
the Q-point

Centre Point of
the Load Line

Exactly on the
X-axis

Below the
X-axis

Overall
Efficiency

Poor, 25 to 30%

Better, 70 to 80%

Higher than 80%

Signal
Distortion

None if Correctly
Biased

At the X-axis
Crossover Point

Large Amounts
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In between the
X-axis and the
Centre Load Line
Better than A
but less than B
50 to 70%
Small Amounts

On the other hand, there are switch mode power amplifiers, like Class D, Class E, Class F.
Class D amplifier is one kind that use the transistor as a switch instead of current source.
Ideally there is either zero voltage across or zero current through the main transistor, so that its
power efficiency can reach 100%
Among all these switch mode Pas, class E PAs are nonlinear amplifiers with high power
efficiency while delivering full power. As switching power amplifier, the voltage across and the
current through the switch do not overlap near the transition region, and the slope when the
transistor is turned on is zero, therefore class E PA serves as a good candidate for low-cost, high
integration portable communication systems such as cell phones, wireless local area networks,
wireless sensor networks, global positioning systems, and Bluetooth applications. As a tradeoff
of its high efficiency, output harmonic can be high, thus proper design of high Q output network
is required and filtering circuit can be added at the expense of power loss. In the off state, the
voltage across the main transistor can be very high, approximately 3.6Vdd-2.56 Vs, where Vs is
the minimum voltage across the transistor

[27]

. This property makes class E PA vulnerable to

breakdown.
Based on the idea of harmonic termination, Class F power amplifier is another nonlinear
amplifier extended from Class A stage. The load network is properly selected so that it provides
high termination impedance at the second and the third harmonics. Voltage waveform across the
transistor reduces the power loss since it has sharper edge than a sinusoid, a semi-rectangular
shape. With a half-wave rectified sinusoid drain current, Class F can reach a peak efficiency of
88% for third harmonic peaking and 85% for second harmonic peaking. [28]
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3.2 Class E PA Reliability Issues
CMOS technology for radio frequency applications has its advantages in integrated, lowcost RF power amplifiers (PAs) for wireless communications ICs. Class E PA has become
popular due to its high power efficiency[ 29 ], and therefore widely applied in low-cost, high
integration portable communication systems such as cell phones, wireless local area networks,
wireless sensor networks, global positioning systems, and Bluetooth applications. As a result of
aggressive scaling in device dimensions for improving speed and functionality, CMOS
transistors have progressed into the deep sub-micrometer to nanometer regime, leading to major
reliability issues including gate oxide breakdown [30] and channel hot electron degradation [31,32].
Class E power amplifier with a shunt capacitor was first introduced by N.O. Sokal and
A.D. Sokal [27] and was examined by Rabb in an analysis of idealized operation

[33]

.The voltage

through the switch transistor and current through are trimmed by the LC tuning network such
that they do not overlap at the turn on point, ideally its power efficiency can reach 100%. At the
same time, Class E PA is very vulnerable to oxide stress because its drain source potential can
approach more than three times of supply voltage easily. To ensure the reliability of class E PA
operation, VDD is typically selected conservatively with the cost of reduced output power and
power efficiency.
Cascode topology is adopted in class E PA to divide the output voltage and decrease gate
oxide stress effect

[34,35, 36]

. The cascode topology over-performs non-cascode structure due to

reduced drain-gate voltage stress on the output transistor. In addition, a thick oxide of the
cascode transistor may be used to alleviate oxide stress at the expense of reduced output voltage
swing

[37]

. Note that existing publications

[34-37]

on class E PA reliability issues focused on gate

oxide stress, not channel hot electron injection. This motivates us to evaluate hot electron effect
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on class E power amplifier degradations using experiments and mixed-mode device and circuit
simulation.
In this work, a cascode class E power amplifier is designed at 5.2 GHz using ADS
simulation

[38]

.The circuit performances are examined for post layout simulation. Measured PA

performances before and after RF stress are analyzed. RF stress experiments and class E PA
performance degradations with high input power and increased VDD stress are presented. The
reliability of cascode class E PA subjected to hot electron effect is discussed through the
examination of impact ionization and lattice heating using the mixed-mode device and circuit
experiment analysis in the following sections.

3.3 Design of Class E PA
A cascode class E PA is designed for fabrication to evaluate the class E PA reliability by
experiments, Figure 18 shows the circuit schematics of a cascode class E PA.

VDD2

VG high

VDD1
VG driver

Cin

RFout

LD1
M3

Cmid

Rfeedback
RFin

LD2

Lin
M2

M1

CS

LS

Ltr
Ctr

Cshunt

VG low
Driver Stage

Amplifier Stage

Figure 18: Schematic of a cascode class E power amplifier.
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Cout

RL

The class E PA is designed at 5.2 GHz using TSMC 0.18 µm mixed-signal CMOS
technology and is evaluated in ADS simulation. The DC supply voltage VDD1 for the driver stage
is set at 1 V. The supply voltage VDD2 for the main amplifier is selected to be at 2.4 V. To reduce
power consumption, the gate of M1 is biased at 0.1 V (class-C mode of biasing). The gate DC
voltages of M2 and M3 are at 0.7 V and 1 V, respectively. Multi-finger transistors with nchannel length of 0.18 µm are used. The driver transistor M1 has the channel width of 256 µm.
The main transistor M2 and cascode transistor M3 have the channel width of 512 µm and 544
µm, respectively. The feedback resistance Rfeedback is 600 Ω.The spiral inductor and capacitor
values used in this design are Lin = 3.61 nH, LD1 = 1.47 nH, LD2 = 4.56 nH, Ltr = 0.27 nH, LS =
3.61 nH, Cin = 398 fF, Cshunt = 1.79 pF, Cmid = 1.68 pF, Ctr = 804 fF, CS = 398 fF, and COUT =
35.6 fF.
The cascode class E power amplifier was laid out using Cadence Virtuoso software

[39]

,

followed by successful Calibre DRC for design rule checking and LVS for layout versus
schematic verification. The finished layout is displayed in Figure 19 with DC biasing marked.
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Figure 19: Class E PA Layout.

Afterwards, the layout parasitic effects were extracted using ADS Momentum (EM)
simulation. Post layout simulation results of output power and power-added efficiency (ηadd) as a
function of input power are shown in Figure 20. Noticeable yet reasonable degradation is
observed compared to pre-layout simulation results.
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Figure 20: Output power and power-added efficiency versus input power after post layout simulation.

To examine the electrical stress effect on this cascode class E design, the gate-source
voltage and drain-source voltage as a function of time for the cascode transistor and main
transistor are shown in Figure 21 and Figure 22. As seen in these two figures the cascode
transistor bears more voltage stress at the drain of M3 than that of the main transistor M2. The
cascode transistor could suffer hot electron effect when both gate-source voltage and drainsource voltage are high during switching point (see Figure 22).
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Figure 21: Simulated gate-source and drain-source voltage of main transistor. Pin = 0 dBm and VDD2 =
2.4 V.
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Figure 22: Simulated gate-source and drain-source voltage of cascode transistor. Pin = 0 dBm and
VDD2 = 2.4 V.
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3.4 RF stress experiments
A silicon chip of the designed PA was fabricated using TSMC 0.18 µm mixed-signal
CMOS technology. The silicon chip is shown in Figure 23 and its size is 820×887 µm2. One can
distinguish spiral inductors, capacitors, transistors, GSG RF input pads and output pads, DC
supply voltage pads, and gate bias pads in this figure.

Figure 23: Chip view of the cascode class E power amplifier used for RF stress and measurement.

The PA’s performances before and after RF stress are measured freshly at room
temperature. DC biases of VG1 = 0.1 V, VG2 = 0.7 V, VDD1 = 1 V, and VDD2 = 2.4 V were used
for the circuit at the normal operation. The PA was applied with continuous stress for 10 hours
with an RF input power of 0 dBm and different VDD2 stress level at 3.5, 4.0, or 4.5 V. After
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continuous RF and elevated DC stresses, the RF parameters were measured again to compare
with the experimental data obtained at the fresh circuit condition.
Figure 24 shows the measured small-signal gain S21 versus frequency at different stress
conditions. The solid line represents the fresh circuit result, the squares represent the measured
result after 10 hours of RF stress at VDD2 = 4.5 V, the triangles represent the data after 10 hours
of RF stress at VDD2 = 4.0 V, the circles represent the PA’s experimental data after 10 hours of
RF stress at VDD2 = 3.5 V. As seen here the S21 degradation is larger over a wide range of

S21 (dB)

frequencies when higher VDD2 brings elevated stress.
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Figure 24: Measured S21 before and after RF stress. During the RF stress Pin is at 0 dBm and VDD2 was
kept at 3.5, 4, or 4.5 V.

At 5.2 GHz the measured output power and power gain are plotted in Figure. 25. The
output power increases with input power and saturates at high input power, thus reduces the
power gain at high input power. Both the output power and power gain decrease after RF stress,
especially when VDD2 is increased. The degradations of RF circuit performances are attributed to
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gate oxide stress as well as hot electron effects on the output transistor. Please refer to Sec. 3.4.
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for more detailed physical explanations.
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Figure 25: Measured output power and power gain versus input power before and after RF stress. During
this RF stress Pin is at 0 dBm and VDD2 was kept at 3.5, 4, or 4.5 V.

The measured power-added efficiency is illustrated in Figure 26. Power-added efficiency
increases with input power, reaches saturation, and then decreases with input power due to
reduced output power and increased DC power dissipation when input power goes high. The
power-added efficiency is defined as (RF output power - RF input power)/total DC power
dissipation where both the power stage’s and driver stage’s power consumption are counted in.
Note that the power-added efficiency is lower than the drain efficiency since additional power
dissipation from the driver stage. At 5.2 GHz the peak power-added efficiency of the fresh PA
approaches 25% (a value slightly lower than expected due to layout parasitic effect and
additional DC power dissipation in the driver stage). The peak power efficiency decreases
significantly after RF stress, especially when the VDD2 is higher.
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Figure 26: Measured power-added efficiency versus input power before and after RF stress @ 5.2 GHz.
During this RF stress Pin is at 0 dBm and VDD2 was kept at 3.5, 4, or 4.5 V.

Table 2 lists the small-signal gain S21 at 5.2 GHz, output power po when the input power
is 0 dBm, power gain (po/pi) at the input power of -20 dBm, and maximum power-added
efficiency before and after RF stress. Their normalized parameter shifts such as ∆S21/S21,
∆po/po, ∆(po/pi)/(po/pi), ∆ηadd/ηadd ×100% from the fresh condition are also shown in Table 2.
Table 2: RF parameter degradations.
RF parameters
Fresh
After RF stress1
After RF stress2
After RF stress3
Change 1
Change 2
Change 3

S21 @5.2 GHz
18.2 dB
15.2 dB
12.3 dB
11.9 dB
-16.5%
-32.4%
-34.6%

po @ pi=0dBm
12.5 dBm
10.6 dBm
7.9 dBm
7.3 dBm
-15.2%
-36.8%
-41.6%

1

RF stress at pi = 0 dBm and VDD2 = 3.5V for 10 hours
RF stress at pi = 0 dBm and VDD2 = 4.0V for 10 hours
3
RF stress at pi = 0 dBm and VDD2 = 4.5V for 10 hours
2
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gain @-20dBm
17.3 dB
14.5 dB
12.9 dB
12.5 dB
-16.2%
-25.4%
-27.7%

peak ηadd
25%
21.6%
9.1%
6.6%
-13.6%
-63.6%
-73.6%

3.5 Mixed mode simulation
To get more physical insight of hot electron effect in the cascode PA, the amplifier
stage of the cascode power amplifier in Figure 18 is simulated in Sentaurus TCAD [40]. Note that
the mixed-mode device and circuit simulation reflects what happens to the real circuit, thus
provides the examination of device physical insight under the practical circuit operation
condition. Impact ionization and self-heating are monitored specifically. Figure 27 shows impact
ionization rates for the cascode transistor and main transistor at different transient points, supply
voltage VDD2 is set at 3.5 V. As seen in Figure 27 the cascode transistor has much higher impact
ionization rates than those of the main transistor due to higher electric field at the drain. Larger
drain-source voltage also makes impact ionization rates at the peak of output voltage transient
(left figure) higher than those during the output switching (right figure) as seen in Figure 27 High
impact ionization rates near the drain of MOS transistor (~ 6.3×1026 /cm3/s) suggest that a large
amount of hot electrons may inject into the gate of the MOSFET. Some hot electrons could be
trapped within the oxide without reaching the gate contact. As time goes by, the accumulated
trapped electron charges increases the threshold voltage of the MOSFET. In addition, the
interfacial layer between the SiO2 and Si interface near the drain region may be damaged or
degraded since more interface states are generated by the channel hot holes. Thus, the effective
electron mobility of the MOSFET decreases. Consequently, the drain current and
transconductance of the MOSFET decrease. Finally the output power and efficiency of the power
amplifier is reduced due to the reduction in drain current as demonstrated by the experimental
data in Figure 25 and Figure 26.
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Cascode (or upper) transistor

Main (or lower) transistor
Figure 27: Impact ionization rates of the cascode transistor (upper plots) and main transistor (lower plots)
at the maximum (left figures) and middle (right figures) of the output voltage transient. In this mixedmode device and circuit simulation, VDD2 = 3.5 V.

Lattice temperature of the cascode transistor and main transistor is simulated and
presented in Figure 28. The basic lattice temperature of the nMOS substrate is set to be at 300 K.
Many keywords, like Thermode, RecGenHeat, Thermodynamic, and AnalyticTEP models are
applied to account for lattice heating. A Thermode is a boundary where the Dirichlet boundary
condition is set for the lattice. RecGenHeat includes generation-recombination heat sources. The
thermodynamic model extends the drift-diffusion approach to account for electro-thermal effects.
AnalyticTEP gives analytical expression for thermoelectric power. As shown in Figure 28, the
cascode transistor has a higher peak lattice temperature (~ 310 K) than that in the main transistor
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because of larger power dissipation in the cascode transistor. The self-heating effect is enhanced
during the output voltage switching (right figures in Figure 28) because of relatively high drainsource voltage and high drain current simultaneously. High temperature increase resulting from
lattice self-heating could lead to further drain current reduce of the power amplifier.
Consequently, the output power and power-added efficiency of the power amplifier degrade even
more. It is worth mentioning that class E power amplifier is vulnerable to the gate oxide
breakdown due to very high drain-gate field stress. In this study, however, we have demonstrated
that the cascode class-E power amplifier is degraded by hot electron effect during high output
voltage switching with the experimental data in Section 3.3. The mixed-mode device and circuit
simulation of high impact ionization rates for the cascode transistor here supports the
experimental finding: PA performance degradation due to hot carrier effects subjected to DC
supply voltage for 10 hours of continued RF stress at the input power of 0 dBm. The impact
ionization leads to the formation of electron-hole pairs: electrons can be trapped in the gate oxide,
whereas holes can generate interface states. Trapped electrons increase the threshold voltage of
the n-channel MOSFET, while interface states may degrade the interface as well as the effective
channel electron mobility. For the power amplifier performance degradation, threshold voltage
shift is more important than mobility degradation [41]. Note more degradation can be caused with
high input power RF stress in hot electron effect than that under pure DC stress [42].
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Cascode (or upper) transistor

Main (or lower) transistor
Figure 28: Lattice temperature of of the cascode transistor (upper plots) and main transistor (lower plots)
at the maximum (left figures) and middle (right figures) of the output voltage transient. In this mixedmode device and circuit simulation, VDD2 = 3.5 V.

Impact ionization rates have a peak which reaches 6.3×1027 /cm3/s and the maximum
lattice temperature of the cascade transistor is about 320 K, according to additional mixed-mode
simulation at RF stress with VDD2 equal to 4.5 V. This suggests that when VDD2 is higher, drain
electric field is higher and the hot electron effect and lattice heating are enhanced. High
temperature from lattice heating, however, could reduce the hot electron effect compared to that
without self-heating

[43]

. At the same time, high temperature accelerates gate oxide breakdown

which is easily influenced by temperature and electric field

[ 44 ]

. In our stress experiments,

however, no noticeable increase in gate leakage current was detected when VDD2 was biased at
3.5, 4.0, and 4.5 V. This implies that no transistor oxide hard breakdown occurred since hard
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breakdown typically features a sudden surge of gate current

[ 45 , 46 ]

, and could destroy RF

performances. In addition, ADS circuit simulation indicates that the peak drain-gate voltage of
the cascode transistor with the oxide thickness of 4.08 nm has a smaller electric field than the
critical field for oxide breakdown

[47]

. Consequently, the requirements for a hard breakdown is

not satisfied, however, the oxide under this high RF and elevated DC stress may experience
some kind of soft breakdown

[47]

which deteriorates the PA circuit performances further. Soft

breakdown increases the gate leakage current noise due to formulation of random defects and
conducting path within the oxide

[ 48 ]

. After soft breakdown trapped charge or defects are

accumulated in the oxide, the nMOS transistor’s threshold voltage is increased

[49,50]

as a result.

Drain current decreases as a result of increased threshold voltage. Consequently, the PA’s output
power and power efficiency decrease after soft breakdown (to the first order, ∆Po/Po is
proportional to ∆ID/ID [41]).

3.6 Summary
A cascode class E power amplifier has been designed at 5.2 GHz. According to the
mixed-mode device and circuit simulation in the same circuit environment, which is carried out
to examine impact ionization rates and lattice heating of the cascode and main transistors, the
cascode transistor suffers more impact ionization and self-heating than main transistor. The
design was fabricated using TSMC 0.18µm RF technology and measured freshly and with 10
hour elevated DC stress with 0 dBm RF input afterwards. The measured PA circuit performances
after RF stress at different elevated VDD2 conditions are examined and compared with the
experimental data obtained from the fresh circuit condition. Test results show that measured
power gain, output power, power-added efficiency, and linearity are degraded after RF and
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increased DC stresses. The circuit performance degradations are larger at higher VDD2 stress
level. Hot electron effect turns out to be the dominate reliability resource for the degradation of
cascode class E power amplifier evaluated at high input power and elevated supply voltage stress
for 10 hours. Soft breakdown may contribute additional degradation to the output power and
power efficiency of cascode class E PA, according to increased cascode transistor’s supply
voltage from 3.5 V to 4.5 V at high input power RF stress.
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CHAPTER FOUR: TEMPERATURE EFFECTS STUDY ON A CLASS
AB PA
4.1 Self-heating effects and RF circuits
4.1.1 Self -heating and reliability
As the feature sizes of transistors become smaller and smaller, self-heating and its
impacts on the device performance and reliability are expected to become increasingly important.
Circuit speed could be slowed down and interconnect delay increased for scaled device size and
increasing circuit density. For scaled technology with low thermal conductivity materials such as
SOI or SiGe and new device structures which are physically confined like FinFET, thermal
problems can be even worse. SOI MOSFETs suffer from severe self-heating problems since
thermal conductivity of the buried oxide is poor [51]. Gate-all-around silicon nanowire MOSFETs
have comparable self-heating problems to that of SOI devices although the nanowire device is
built on the bulk substrate

[52]

.The thermal conductivity of thin semiconductor films is much

lower than that of silicon bulk as a result of phonon confinement and boundary scattering. The
increased temperature slows the transistor speed, deteriorates the interconnect delay, and causes
reliability concerns. Device with feature size smaller than 32 nm has larger transistor current and
power density which means worse self-heating.
Self-heating aids impact ionization, more hot carriers are generated, and device and
circuit reliability is reduced accordingly. Hot-carriers are subsequently injected into the gate
oxide, and giving rise to a localized and non-uniform pileup of oxide defects and leaves interface
states near the drain-channel junction. At the same time, hot carriers interact with the lattice and
energy is transferred to the phonon batch, thus increasing the lattice vibrations and temperature.
On the other hand, the hot electron degradation for the bulk Si transistors is improved at higher
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temperature since electron mean free path is reduced from phonon scattering. As a result of these
two effects, the temperature coefficient of impact ionization (I.I.) turns out to be dependent on
voltage. A negative temperature coefficient is typically observed for high drain voltage. When
the drain voltage drops to lower region (~< 1.5 V), a positive temperature coefficient arise

[53]

.

Furthermore, for SOI and Si/SiGe MOSFETs, positive temperature coefficient of impact
ionization has been observed
scale transistors

[56]

[54,55]

.The localized hot spot is channel length dependent for nano-

.Three-dimensional electro-thermal simulation results show that self-heating

effects degrade the FinFET on-current significantly. A detailed thermal analysis of a 30 nm gate
length n-channel FinFET was presented in [57].
4.1.2 Self- heating and RF circuits
Historically, Power amplifier (PA) design has been a critical design subject in RF part for
the key role it plays in modern communication systems. PA has a self-heating problem born with
its high power operation feature which degrades the power amplifier performances. Maintaining
the stable output power over a wide range of temperatures is desirable in many applications. A
practical example can be found in the wideband code-division multiple access wireless
communications system, where multiple users share the same carrier frequency. In order to get
equal power from each user at the base station, the transmitter gain has to be regulated.
The effect of the transistor self-heating phenomenon is discovered to be more severe
under narrow-band signal[58]. The temperature effect on a Ku-band NMOS common-gate lownoise amplifier has been examined by Chen et al.

[59]

. Yamauchi et al.

[60]

proposed an X-band

monolithic-microwave integrated-circuit power amplifier in which a simplified on-chip
temperature compensation circuit composed of diodes and a resistor was utilized. Process and
temperature compensation technique for RF low-noise amplifiers and mixers was presented by
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Gómez et al.

[61]

. Filanovsky and Allam

[62]

pointed out that mutual compensation of mobility

and threshold voltage variations on temperature may be achieved by proper bias point of a MOS
transistor. Gain variation caused by temperature-dependent parameters of transistor leads to
unavoidable electro-thermal memory effects. Boumaiza and Ghannouchi proposed a dynamic
electro-thermal behavior modelon power amplifiers and used the temperature-compensated predistortion function to compensate for self-heating effects[58].
4.1.3 Related work
TCAD tools are known to analyze device performances such as self-heating, current
density, field distribution etc. Besides the publications in [52], [56], [57], a 2-D drift-diffusion electrothermal simulation was applied by Fiegna et al. to analyze the thermal effects on nano-scale SOI
nMOSFETs[ 63 ]. Choi et al., investigated the strained Si nMOS ESD protection behavior
including device self-heating effects

[ 64 ]

. Shrivastave et al., used the device simulation to

examine a novel bottom spacer FinFET structure for short channel, power-delay, and self-heating
performances [65].
The self-heating effect of the NMOS power amplifier is studied in this work. Lattice
temperature is examined on a single NMOS transistor for DC sweep as well as transient
simulation in circuit environment. Self-heating also affects impact ionization rates and influences
device and circuit reliability, so the I.I effects are also evaluated. A class AB RF power amplifier
operating at 5.2 GHz is designed in ADS. Different gate bias circuits for power amplifier
temperature compensation are examined. Comparison was made among the output power and
power-added efficiency, ηadd, of the power amplifier for the different biasing schemes.
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4.2 Mixed mode Simulation on a Class AB PA
4.2.1 DC Device Simulation
Self-heating effect of a silicon nMOSFET is evaluated in the circuit environment using
Sentaurus TCAD software

[66]

. The channel length of the NMOS transistor simulated is 90 nm

and channel width is 250 µm. Single device simulation was performed at first and results
presented in Figure 29. The gate is biased at 0.8 V and drain voltage is swept from 0 to 3.5 V.
The physical models of Shockley-Read-Hall recombination, Auger recombination, are adopted
for impact ionization. The impact ionization model assumes the impact ionization coefficient to
be a function of the local field. Poisson’s and Hole electron continuity equations with driftdiffusion transport mechanisms are selected. Mathiessen’s rule is used to calculate the low field
mobility the bulk- and surface mobility incorporated. The bulk mobility model is Philips unified
mobility model

[ 67 ]

, which takes into account electron-hole scattering, screening of ionized

impurity by charge carriers, and clustering of impurities. To account for lattice heating,
Thermodynamic, Thermode, RecGenHeat, and AnalyticTEP models are included. The
thermodynamic model extends the drift-diffusion approach to account for electrothermal effects.
A Thermode is a boundary where the Dirichlet boundary condition is set for the lattice.
RecGenHeat includes generation-recombination heat sources. AnalyticTEP gives analytical
expression for thermoelectric power. Figure 1 shows the transistor lattice temperature contours at
different bias conditions. The hottest spot is near the drain edge and temperature increases with
VDS due to higher DC power dissipation or Joule heating. The maximum lattice temperature is
308 K at VDS = 0.5 V while climes up to 352 K at VDS = 3.5 V.
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(a) VDS = 0.5 V, max. lattice temperature is 306 K.

(c) VDS = 2.5 V, max. lattice temperature is 335 K.

(b) VDS = 1.5 V, max. lattice temperature is 320 K.

(d) VDS = 3.5 V, max. lattice temperature is 352 K.

Figure 29: Lattice temperature at (a) VDS= 0.5 V, (b) VDS= 1.5 V, (c) VDS= 2.5V, (d) VDS= 3.5 V.

4.2.2 Mixed mode circuit transient simulation on Class AB PA
The mixed-mode device and circuit simulation is used in Sentaurus to examine the nMOS
transistor in the power amplifier operation. The class-AB PA in Figure 30 is operating at 5.2
GHz. The impact ionization rates as well as temperature variation as a function of time during
PA operation is investigated.
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Figure 30: Circuit schematics of a class-AB power amplifier.

The impact ionization rates are probed at three different time points (bottom of VDS,
middle point of VDS, and top of VDS) of the drain voltage waveform in Figure 31(a). As can be
observed from Figures 31(b), (c), and (d), the I.I. rates at the top of the VDS point is highest due
to largest local electrical field, which may cause more hot electrons injection into the gate oxide
near the drain region.
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Figure 31: Impact ionization rates corresponding to bottom, middle point, or top of VDS.

Transient lattice temperature simulation results are displayed in Figure 32. The localized
lattice temperature hot spot rises from initial substrate temperature 300 K to about 360 K. If
simulating for longer time, the maximum lattice temperature will saturate at around 360 K,
which reaches good agreement with the DC simulation results in Figure 29.
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Figure 32: Maximum lattice temperature versus time.

Figure 33 displays the lattice temperature at four time points respectively 9 ns, 39 ns, 79
ns, and 99 ns. For better comparison the maximum lattice temperature of the plots is set as 355 K.
As a result of self-heating, the color near the drain region becomes redder/ hotter as time goes
longer.
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(a) time @ 9 ns

(b) time @ 39 ns

(c) time @ 79 ns

(d) time @ 99 ns

Figure 33: Lattice temperature versus time @ 9 ns, 39 ns, 79 ns, and 99 ns, respectively.

4.3 Temperature compensation techniques
As a rule of thumb, RF performance degrades as result of self-heating effects. Power
amplifier performances are especially sensitive to temperature variations. Output power
decreases at higher operation temperature. Temperature increase could be attributed to device
self-heating or ambient temperature rise. It is desirable to have a temperature compensation
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circuit to stabilize PA performance over a wide range of temperatures. Various gate bias circuits
are examined in this section.
4.3.1 Compensation circuit-- classic constant Gm
A classical constant-gm circuit as shown in Figure 34 is investigated. In this circuit the
transconductance of M3 can be written as [61]
g m3 =

2(1 − η −0.5 )
R

(7)

where η is the channel width ratio between M3 and M4, R is the resistance.
=
I D3
Using the drain current equation of

µnCoxW3
2 L3

(VGS 3 − VT )

2

, the transconductance gm3

can also be written as
∂I D 3 µnCoxW3
g m 3 ≡=
(VGS 3 − VT )
∂VG 3
L3

(8)

here µn is the electron mobility, VT is the threshold voltage, Cox is the oxide capacitance
per unit area, W3 is the channel width, L3 is the channel length, and VGS3 is the gate-source
voltage of M3. This drain current equation is merely used for illustration of this adaptive gate
bias technique and does not include the secondary effects such as channel length modulation,
drain induced barrier lowing (DIBL), etc. Combining (7) and (8) gives the bias voltage

Vbias = VGS 3

2(1 − η −0.5 ) L3
.
= VT +
RC oxW3 µ n

(9)
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Figure 34: Constant-gm bias circuit.

Using (9) the temperature sensitivity of bias voltage is derived to be

∂Vbias ∂VT 2(1 − η −0.5 ) L3 ∂µ n
=
−
∂T
∂T
RC oxW3 µ n2 ∂T .

(10)

∂µn
∂VT
Since both ∂T and ∂T are negative, the first term of (10) is a negative number (or Vbias
decreases with temperature) and the second term is positive (or Vbias increases with temperature).
Thus, Vbias can be designed to have a positive trend with temperature to compensate the drain
current decreasing resulted from temperature increasing.
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Figure 35: Improved current-source bias circuit.

An improved current-source gate bias circuit [61] is shown in Figure. 35, they share the
same constant biasing scheme and the only difference is that this is a two-stage structure.
Similarly, the equations derived above can also be used to illustrate this biasing technique. This
structure is also examined for its capability of temperature compensation, results are compared
later.
4.3.2 Compensation circuit---simple gate biasing
For minimum design overhead, a simple adaptive biasing scheme that produces a stable
output power over a wide temperature range is desirable. This simple circuit is illustrated in
Figure 36, the KCL equation yields

Vbias
= VDD − I D R1 .

(11)

=
ID
Using the drain current expression
of Vbias is derived to be
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µnCoxW
2
(VGS − VT )
2L
, the temperature sensitivity

∂Vbias
∂I
= − R1 D
∂T
∂T

 ∂I ∂µ n 
 ∂I ∂VT 

 − R1 D
= − R1 D
∂
∂
µ
∂
V
∂
T
T

 T
 n

 2 I D ∂VT 
 I D ∂µn 
= R1
 − R1
 .
 VGS − VT ∂T 
 µn ∂T 

(12)

VDD
R1
Vbias

M0

VG

Figure 36: A simple gate bias circuit.

The mobility and threshold voltage of the MOS transistor decrease as a result of
temperature increases [61]. The drain current of the MOSFET will then decrease with temperature
if the mobility term dominates over the threshold voltage term in (12). Thus, Vbias will increase
with temperature. In (12), as temperature rises, the first term will result in a decrease of Vbias
while second term results in an increase of Vbias. If VGS-VT is high enough, the second term in (6)
will dominate the Vbias temperature performance.
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4.4 Temperature effects modeling
To provide more insights on heating effects, the threshold voltage and mobility as a
function of temperature is modeled in this section. Typically the temperature-dependent
threshold voltage is given as

VT = VT (T0 ) + αV (T − T0 )

(13)

where αV is the temperature coefficient for the threshold voltage. From (13) one obtains

∂VT
= αV .
∂T

(14)

αV lies in the range of -0.5 to -4 mV/K. In our analytical model, αV = -5×10-4 V/K and
VT (T0) = 0.36 V. The temperature-dependent electron mobility can be expressed as

µ=
µn (T0 ) + (T − T0 )α
n

(15)

u

where αµ is the temperature coefficient for the electron mobility. Using (15), the temperature
sensitivity of the electron mobility is derived as

∂µn
α −1
α µ (T − T0 ) µ .
=
∂T

αµ is between the range of -1.5 to -2

(16)
[62]

the carrier-carrier scattering mechanism

. αµ = -1.5 means the mobility model is determined by
[68]

. To demonstrate the validity of analytical equations

above and provide insight to bias temperature compensation, the curves of bias voltage as a
function of temperature for different mobility model parameters (αµ = -1.5, -1, and -0.7) are
shown in Figure 37 and Figure 38. Comparison was made among the simple bias circuit in
Figure 36 and the constant-gm bias circuit in Figure 34. Here, µn(T0) = 258 cm2/V⋅s. It is obvious
from this comparison that αµ = -0.7 gives better fit to the ADS simulation result, although not
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consistent with common knowledge. Another way to model the temperature-dependent mobility
is polynomial form:

µ=
µn (T0 ) + α µ1 (T − T0 ) + α µ 2 (t − T0 ) 2
n

(11)

where αµ1 and αµ2 are the first-order and second-order temperature coefficients. Thus,

∂µn
=
α µ1 + 2α µ 2 (T − T0 ) .
∂T

(12)

The polynomial modeling results are also shown in Figure 37 and Figure 38. In Figure 37
αµ1 = -0.48, αµ2 = -1×10-5, VDD = 1.8 V, R1 in Figure 36 is 165 Ω, and the nMOS transistor using
the TSMC 0.18 µm process has the channel width of 24.8 µm. In Fig. 38 αµ1 = -0.48 and αµ2 = 1×10-3, VDD = 1.8 V, and R in Figure 34 is 5 Ω. As seen in both Figure 37 and Figure 38, a
better fit to the ADS simulation results can be get from the second-order polynomial expression
for both bias circuits over a wide range of temperatures (from -40 oC to 120 oC).
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Figure 37: Bias voltage versus temperature for the simple bias circuit in Fig. 34.
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Figure 38: Bias voltage versus temperature for the constant-gm bias circuit in Fig. 36.

4.5 Class AB PA Temperature performances
A class AB single-stage PA with the same architecture as shown in Figure 30 is
designed in order to evaluate the PA performances over wide temperature variations. It has
exactly the same operation condition as used in Sentaurus mixed mode simulation. The PA is
operated at 5.2 GHz.
To gain the stressed MOSFET transistor model parameters, nMOS transistors were
stressed at VGS = VDS = 2.8 V for 1800, 3600, 5400, and 7200 seconds, I-V measurement was
done at 87 °C (≈ 360 K) and 127 °C (≈ 400 K) respectively. Hot electron effect analysis was
done on the power amplifier based on the data obtained.
The normalized output power (∆Po/Po ×100%, ∆Po and Po are in mW) and power-added
efficiency (ηadd ≡ (Po-Pi)/PDC ×100%, Po Pi, and PDC are in mW) versus hot electron stress time
are presented in Figure 39 and Figure 40. Both output power and power-added efficiency
decrease with stress time. When temperature is increased, the drain current and PA’s conduction
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angle will decrease, which results in faster normalized output power and power-added efficiency
decrease at 127 °C than at 87 °C.
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Figure 39: Normalized output power versus hot electron stress time.
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Figure 40: Normalized power-added efficiency versus hot electron stress time.
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A wide range temperature sweep from -40 oC to 120 oC is performed with harmonic
balance simulation. The temperature increase may be due to device self-heating and/or ambient
temperature rises. Results from ADS simulation, as what is expected, show that both output
power and power-added efficiency decrease with temperature. Drain current of the main
transistor also decreases at higher temperature. The output power of decreases as a result. In this
technology used, which is BSIM4 model, secondary effects, including nonlinear output
conductance characteristics (channel length modulation, DIBL, substrate-current induced body
effect, etc.) and temperature dependence are included in the drain current equation. Normalized
output power and power-added efficiency as a function of temperature are displayed in Figure 41
and Figure 42. Dash lines are the output power and power-added efficiency of the PA with
constant gate bias and the solid lines stands for the results from the power amplifier with the gate
bias circuits, described previously. It can be shown that constant-gm bias circuit does not provide
much temperature compensation. However, the improved double stage current-source gate bias
circuit

[61]

shown in Figure 35 reduces the output power temperature drift as seen in Figure 41

and Figure 42. The gate voltage of the double stage gate bias circuit is also demonstrated in
Figure 41. VG increases with temperature to compensate the decrease of IDS due to the thermal
effect.
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Figure 41: Normalized output power versus temperature.

2

∆ηadd/ηadd (%)

0

improved gate bias in Fig. 11

-2

constant-gm bias

-4

constant Vbias

-6
-8
-10
-40

-20

0

20

40

60

80

100 120

Temperature (oC)
Figure 42: Normalized power-added efficiency versus temperature.

65

To get more comparison, temperature compensation abilities on normalized output power
and power-added efficiency of the adaptive gate biasing in Figure 36 are demonstrated in Figure
43 and Figure 44. The performance variations of constant gate biasing power amplifier are also
shown both figures for better contrast. Since typically the main transistor dissipates more power
compared to the bias transistor and they may be spatially separated, different temperature
increase on the main transistor and the bias transistor are considered. Three different conditions
are simulated and the output power and power-added efficiency are shown in both figures: the
ambient temperature increase for main transistor and the bias transistor are both zero (dash line),
the main transistor has higher temperature rise (Trise) of 15 ˚C due to self-heating, while the bias
transistor has lower temperature rise of 5 ˚C (dash and dotted line), and the main transistor has
even higher temperature rise of 25 ˚C, while the bias transistor remains a 5 ˚C temperature rise
(dotted line). Note that the values of Trise for the main transistor and the bias transistor can be
independently set in ADS simulation. Two independent BSIM4 models are used for these two
transistors to account for different temperature rises [69].
If one can observe from Figure 43, over temperature range that is concerned, the output
power of the PA with adaptive gate bias is much less sensitive to temperature variations than that
with a constant gate bias. PA performances are even more stable when the main transistor has
more temperature rise compared to the bias transistor, due to enhanced gate bias temperature
compensation effect.
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Figure 43: Normalized output power versus temperature (adaptive gate bias). nMOS transistor is biased at
1.45 V.
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Figure 44: Normalized power-added efficiency versus temperature (adaptive gate bias).
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Figure 45: Normalized IP3 referring to the input versus temperature.

Figure 45 shows normalized third-order intermodulation referred to the input (∆IIP3/IIP3
×100%, ∆IIP3 and IIP3 are in dBm) versus temperature for the power amplifier. Comparison is
made between constant gate bias and adaptive gate bias. IIP3 decreases with temperature for
both. However, less temperature sensitivity is observed from the power amplifier with simple
adaptive gate bias.

4.6 Summary
The author has examined self-heating effect on a RF power amplifier using the mixedmode device and circuit simulation. The hottest lattice temperature region is near the drain
region of the n-channel MOSFET and is associated with drain voltage and time during PA
operation. Different gate bias circuits have been evaluated for temperature compensation
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capability on PA. The adaptive gate bias scheme, although simple, can effectively reduce the
effect of temperature variations on PA over a wide range of temperatures (from -40 to 120 ˚C).
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CHAPTER FIVE: PROCESS VARIATION STUDY: MONTE CARLO
SIMULATION
5.1 Process Variations
5.1.1 New trend of reliability study
To gain better speed and further reduce coat, silicon CMOS are scaled down to 22 nm [70]
and beyond. The well-known reliability mechanisms such as gate oxide breakdown (GOB), hot
carrier injection (HCI), and negative bias temperature instability (NBTI) remain very important
for the design of digital and RF circuits.
HCI is associated with hot carrier get trapped in gate oxide which is deteriorated by high
lateral field induced impact ionization (I.I.), while GOB is related to field -induced oxide traps
or defects due to oxide vertical scaling. NBTI occurs due to a build-up of positive charges occurs
either at the Si/SiO2 interface or in the oxide layer of p-channel MOSFETs under negative gate
bias at higher temperatures. The reaction-diffusion model [71] illustrates the holes in the inversion
layer of pMOSFETs react with the Si-H bonds at the SiO2/Si interface. The hydrogen species
diffuse away from the interface toward the polysilicon gate. This causes the threshold voltage
shift of p-MOSFETs.
Originally, process variations were considered in die to die variations. However, with
transistors progress into nanoscale regime, intra die variations are posing the major design
challenge as technology node scales. Fluctuations with intrinsic device parameters that result
from process uncertainties have substantially affected the device characteristics. For state-of-theart nano-scale circuits and systems, device variation and uncertainty of signal propagation time
between dies and inside die have become crucial in the variation of system timing and the
determination of clock speed. Yield analysis and optimization, which takes into account the
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manufacturing tolerances, model uncertainties, variations in the process parameters, and aging
factors are known as indispensable components of the circuit design procedure.
5.1.2 Process variability details
Statistical variability (SV), which is mainly caused by the discrete nature of charge and
the granularity of matter, is one of the crucial limitations of device scaling. Process variability
comes from random dopant fluctuation (RDF), line edge roughness (LER), and poly gate
granularity (PGG). Inside each device, there are many regions needs to be doped specifically
according to the device design. With device size becomes smaller, the average number of dopant
atoms becomes less and less. It is extremely difficult to control the accuracy of the dopant
amount, resulting fluctuations of dopants between devices. RDF [72] remains the dominant source
of statistical variability and is mainly caused by silicon dopant fluctuations during fabrication
process. It becomes more severe as device size shrinks. LER, is a random deviation of line edges
from gate definition. It is notoriously difficult to scale with line width due to the molecular
structure of photo-resist. Study shows that in bulk MOSFETs beyond gate lengths of 20nm it can
overtake RDD in becoming the dominant IPF source[73]. PGG is basically attributed to gate
dielectric thickness variations which contribute to threshold voltage variations; it is also caused
by faster diffusion speed along the gate oxide grain boundaries which leads to uneven doping.
High density of defect states along the boundaries of gate grains can cause Fermi level pinning,
as a result, surface potential fluctuates within the MOSFET channel, which also contributes
variation of threshold voltage and other device parameters as part of the effects of PGG. All the
above mentioned process variations cause fluctuation of threshold voltage, mobility, and oxide
thickness, which in turn affect the device and circuit performance. Furthermore, reliability issue
could widen the standard derivation of process variation in Gaussian distribution [74].
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5.1.3 Related work
There have been numerous papers on reliability and process variability and their impacts
on circuit performances published recently. To illustrate, NBTI is a major contributor to CMOS
ring oscillator propagation delay [75]. GOB reduces the static noise margin of the SRAM cell [76].
Hot electron effect increases noise figure of low noise amplifier
and power efficiency of power amplifier

[ 78 ]

[77]

, decreases the output power

, and increases phase noise of cross-coupled

oscillator [79]. For process variability, random-dopant-induced variability was studied by Li et al.
in nano-scale device cutoff frequency and CMOS inverter gate delay

[ 80 ]

. Hansson and

Alvandpour demonstrated that the delay variation in the master-slave flip flops is 2.7 times larger
than the delay variation in a 5-stage inverter chain [81]. Rao et al. described a on-chip technique to
measure local random variation of FET current which is completely digital

[82]

. Mukhopadhyay

et al. presented that large variability and asymmetry in threshold-voltage distribution
significantly increase leakage spread and degrade stability of fully depleted SOI SRAM cell due
to random dopant fluctuation [83].
What’s more, to provide solutions of process variation, Didac Gómez

[ 84]

presented a

circuit compensation technique to analyze and reduce temperature and process variation effects
on low noise amplifiers and mixers. Han et al.

[85]

addressed a post-manufacturing self-tuning

technique that aims to compensate for multi-parameter variations. However, the effects of aging
and process variations on RF oscillator and the circuit technique to reduce variability effect on
oscillator have not been well studied. Liu and Yuan

[ 86 ]

developed an adaptive body bias

technique for power amplifier resilient to reliability aging and process variations.

72

5.2 Mixed Mode Simulation on Colpitts Oscillator
5.2.1 Colpitts oscillator circuit design
The Colpitts oscillator used in the mixed-mode device and circuit simulation is
described in Figure 46. Device physical insight can be extracted from the mixed-mode
simulation and it mimics the practical circuit environment.

VDD

LD

RD

Vout
M1

VG

C1
VS
Rs

C2

Figure 46: Schematics of an oscillator used in the mixed-mode device and circuit simulation.

The MOSFET has the channel length of 65 nm and the channel width of 64 µm in
Sentaurus simulation. The circuit parameters used are C1 = 22 pF, C2 = 27.2 pF, LD = 0.15 nH,
RD = 2900 Ω, RS = 40 Ω, VG = 1.8 V, and VDD = 3.3 V.
The simulated oscillator output response from Sentaurus is displayed in Figure 47. The
oscillator has a sinusoidal oscillating output waveform from 0.5 V to 2.9 V. To analyze the
reliability effect on the Colpitts oscillator, transient gate-source stress and drain-source stress are
depicted in Figure 48. Examining the voltage waveforms in Figure 47 and Figure 48, one can
define three key points a, b, and c (i.e., the bottom, middle, and top of the output voltage) to
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probe impact ionization, field, current density, and lattice temperature at these three critical time
points for later use.
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Figure 47: Oscillator output response from mixed-mode device and circuit simulation.
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Figure 48: Gate-source and drain-source voltages versus time.
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5.2.2 Mixed mode simulation
Hot carrier reliability is increasingly important for digital and RF circuit performance as
result of channel length scaling of CMOS devices. Hot carrier injection originates from electrons
or holes with excessive kinetic energy in the channel entering oxide layer, producing interface
states and oxide trap charges. The MOS transistor’s threshold voltage is increased and RF circuit
performances degraded eventually.
In order to evaluate the physical insight into the Colpitts oscillator circuit operation,
the mixed-mode device and circuit simulation using Sentaurus TCAD software is adopted. In
Sentaurus device simulation, Poisson’s equation and the electron and hole continuity equations
are implemented for charge transport with drift-diffusion model. The Shockley-Read-Hall carrier
recombination, Auger recombination, and impact ionization models are used. University of
Bologna impact ionization model is applied in this work as the physical model for impact
ionization based on impact ionization data generated by the Boltzmann solver[87]. A wide range
of electric fields (50 kV/cm to 600 kV/cm) and temperatures (300 K to 700 K) is covered.
Calibration against impact ionization measurements was done in the whole temperature range. [88]
The low field mobility is calculated by Mathiessen’s rule and incorporates the bulk- and surface
mobility. Thermodynamic, Thermode, RecGenHeat, and AnalyticTEP models in Sentaurus are
included to account for lattice heating,. The thermodynamic model extends the drift-diffusion
approach to account for electrothermal effects. A Thermode is a boundary where the Dirichlet
boundary condition is set for the lattice. RecGenHeat includes generation-recombination heat
sources. AnalyticTEP gives analytical expression for thermoelectric power.
To draw more physical insight into hot electron injection, impact ionization rates at the
three different time points are shown in Figure 49, time points are probed as shown in Figure 48.
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At point a the electric field is low since drain-source voltage reaches the minimum; however, the
current density is very high due to large VGS (see Figure 50). The impact ionization rates at point
b are higher than those at points a and c. This is attributed to relatively high drain-source voltage
with simultaneously reasonable drain current density at point b, as indicated in Figure 48. The
impact ionization rates at point b reach to a peak 1×1026 /cm3/s, a precursor of hot carrier effect.
Higher drain current enhances I.I. generated carriers under high electric field. At point c the
drain-source voltage reaches the maximum and the resulting I.I. rates are high, while the current
density is low since the transistor works in cutoff (see Figure 51).
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Figure 49: Impact ionization rates at points a, b, and c in Figure 48.
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Figure 50: Electric field at points a, b, and c in Figure 48.
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Figure 51: Total current density at points a, b, and c in Figure 48.

The hot electron reliability issue becomes even more important when the channel length of the
nMOSFET is decreasing and the supply voltage of the circuit is increasing.

5.3 Phase Noise Modeling and Analysis
Phase noise is one of the most parameters of oscillators and many other modules in
communication systems. It describes how pure the signal is and is usually characterized in the
frequency domain. As illustrated in Figure 52, in ideal case, an oscillator operating at 𝜔0, the

spectrum assumes the shape of an impulse and the phase noise is negative infinity. However, for
a practical oscillator, the spectrum exhibits “skirts” around the center frequency. The phase noise
is quantified as the noise power in a unit bandwidth at an offset ∆𝜔 divided by the carrier power
at 𝜔0, its unit is dBc/Hz, meaning decibel below carrier for each 1 Hz bandwidth.
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Ideal Oscillator

Actual Oscillator

Figure 52: Illustration of Oscillator Phase Noise.

The phase noise of Colpitts oscillator shown in Figure 46 is analyzed for examining
device parameter variations. The phase noise to account for MOS transistor parameter drift due
to aging is expressed as[89]:

 Vn2
L(∆f ) = 10 log 2
 2Vtan k
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∞
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kT  Rf 0
 m (1) K f

α+
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g m 
R  Q∆fAS
 4CoxWL∆f n=1
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(13)

Here, Vn is the output noise voltage, Vtank is the signal voltage of the oscillator output,
gm(n) is the nth Fourier coefficients of transconductance, Kf is a process dependent constant on the
order of 10-25 V2F, Cox is the gate oxide capacitance per unit area, W and L are the channel width
and length of the MOS transistor, f0 is the center frequency, ∆f is the offset frequency from
center frequency, K is the Boltzman’s constant, T is the absolute temperature, γ is a coefficient
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(about 2/3 for long-channel transistors and larger for submicron MOSFETs), g m is the average
transconductance of the transistor, α is is the transfer parameter from nonlinear network port to
linear network port ( α = (1-F)2, where F = C1/(C1+C2)), R is the parasitic resistance in the LC
tank, Q is the quality factor of LC tank, and AS is the amplitude of the AC voltage at the source
of the transistor.
In (13),

g m = βAS (sin θ − θ cos θ ) / π , β = µ n 0 CoxW / L, θ = cos −1[(VT − VG ) / AS }, β = µ n 0 CoxW / L ,

g m(n) = g m(−n)

,

and




g m(n) = 




βAS [

(sin θ − θ cosθ )

]

π
for n = 0
(θ − sin θ cosθ )
]
 for n = 1
βAS [
π
sin nθ cosθ − n cosθ sin θ for n ≥ 2
]
2 βAS [
n(n 2 − 1)π

(14)

ADS simulation has been done with the Colpitts oscillator shown in Figure 46. To repeat
what has been done in the mixed-mode simulation, the same circuit element values as in mixedmode simulation are used in the ADS circuit simulation. The simulated transient output
waveform and its Spectral density are depicted in Figure 53 and Figure 54. The oscillation
frequency measured from Figure 54 is 2.4 GHz and its fundamental signal spectral power is -4
dBm at 2.4 GHz.
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Figure 53: Simulated output waveform versus time.
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Figure 54: Simulated output power spectrum characteristics.
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The phase noise predicted by the analytical equation in (13) is compared with the ADS
simulation result in Figure 55. The solid circles in Figure 55 represent the model predictions and
the solid line represents the ADS simulation. As seen in Figure 55, the phase noise decreases
with offset frequency, as expected. A good agreement between the model predictions and ADS
simulation results before hot electron stress is achieved. As shown in mixed mode simulation,
there are noticeable I.I. effects when drain source voltage and drain current are both high. High
I.I rate may generate lots of hot electrons and holes which will lead to HCI effect. Hot electrons
may overcome the barrier at the interface layer and get trapped in the oxide, increasing the
threshold voltage. On the other hand, hot holes near the drain area may generate excess interface
states and degrade the SiO2 and Si interface. These interface traps can capture or release charge
carriers from or to the channel. Since this is a random process with relatively long time constants,
the resulting fluctuations in the drain current manifest themselves as low frequency noise with
1/f frequency dependence. Hot-carrier induced traps are known to produce the same kind of
noise from original traps at the SiO2 and Si interface[ 90]. Furthermore, 1/f noise can be upconverted to the phase noise close to the carrier. Thus, the phase noise will increase after hot
electron stress. Kf factor in (13) is a parameter to indicate the quality of interface layer. When the
interface is degraded by HCI effects, Kf will go up. The HCI effect on the phase noise is also
predicted by the analytical model using multiple Kf values. As seen in Figure 55 the phase noise
increases with increasing Kf factor, which is related to the interface quality or interface states
between the SiO2 and Si interface. As hot carriers generate more interface states at the SiO2 and
Si interfacial layer, the Kf factor increases, thus the 1/f noise of the MOSFET and phase noise of
the oscillator increase.
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Figure 55: Phase noise modeling versus offset frequency including Kf effect.

5.4 Adaptive Body Biasing and Monte Carlo Simulation
5.4.1 Adaptive Body Biasing
An adaptive body bias scheme is introduced to reduce the process variation effect on this
Colpitts oscillator. As shown in Figure 56 the body bias of M1 is determined by the adaptive
body bias circuit in the dashed oval circle.
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Figure 56: Colpitts oscillator with adaptive body bias.

To account for the body bias effect, the threshold voltage of M1 can be written as
VT =V T 0+γ ( 2φ F − VBS − 2φ F )

(15)

Here γ is the body effect factor, φF is the Fermi potential, and VBS is the body-source
voltage. The drain current of the MOSFET including the body bias effect can be approximately
as

I DS ≈

µ n 0 CoxW

2 L[1 + θ1 (VGS − VT ) + θ 2VBS ]

(VGS −V T ) 2
(16)

The transconductance based on the derivative of drain current with respect to gate-source
voltage is derived as

gm ≡

∂I DS µ n 0 C oxW 2(VGS − VT )(1 + θ 2VBS ) + θ1 (VGS − VT ) 2
=
∂VGS
2L
[1 + θ1 (VGS − VT ) + θ 2VBS ]2

(17)

The transconductance equation taking the body bias into account in (17) is then used in
the phase noise prediction in (13) for the oscillator with an adaptive body bias.
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The use of adaptive body bias to reduce process variability effect on the Colpitts
oscillator can be explained as follows: The threshold voltage shift including body bias effect can
be expressed as
∆VT = ∆V T 0−

γ × ∆VBS
2 2φ F − V BS

(18)

Where ∆VT0 is the threshold voltage shift from original process variations, it is assumed

to be same for both M1 and M2. ∆VBS is Body bias variation due to current variation of M2 in
body bias circuit from similar process variation. The minus sign of the second term in (18)

indicates that the body bias effect provides a compensation effect for threshold voltage variations
of main transistor M1 from process uncertainties. For example, if the threshold voltage of M1 in
Figure 56 is increased by the process variations, the body bias VB of M1 increases due to less
ID2RB ohmic loss in the adaptive body bias circuit. The overall VT in M1 is reduced to
compensate the initial increase in VT. On the other hand, when process variability decreases the
VT in M1, the adaptive body bias circuit will decrease the VB to M1. This in turn results in VT
increase in M1 to compensate the initial decrease in VT.
5.4.2 Monte Carlo Simulation
Monte Carlo analysis is associated with simulating the design over a given number of
trials. In each trial the yield variables have values that distribute randomly with specified
probability distribution functions. To further examine the process variation and compensation
results on Colpitts oscillator, Monte Carlo (MC) circuit simulation has been performed. In ADS
the Monte Carlo simulation assumes statistical variations (Gaussian distribution) of transistor
model parameters such as the threshold voltage, mobility, and oxide thickness.

84

Monte Carlo simulation obtains the overall performance variation by randomly varying
network parameter values according to statistical distributions. Monte Carlo yield analysis
methods have been widely utilized as an efficient approach to estimate yield. It performs a series
of trials from randomly generating yield variable values according to statistical-distribution
specifications. Simulation is performed and results evaluated against stated performance
specifications.
In this work, the sample size is set as 1000, the initial values of VT0, µ0, and tox are 0.42 V,
491 cm2/V·s, and 1.85 nm, respectively. The statistical variations for VT0, µ0, and tox are set at +10%, +-5%, and +-3% with Gaussian distribution from 65 nm technology node. The phase noise
variation is displayed in Figure 57. In this histogram plot, the x-axis shows the phase noise
distribution of the oscillator and y-axis displays the probability density of occurrence. The mean
value of phase noise is -121 dBc/Hz and the standard deviation is 0.71 dBc/Hz.
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Figure 57: Phase noise distribution (∆f is at 400 kHz).

The Monte Carlo simulation result of the Colpitts oscillator including the body bias effect
is shown in Figure 58. In this histogram plot the mean value of phase noise is also -121dBc/Hz
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and the standard deviation is 0.18 dBc/Hz. The phase noise is evaluated at the offset frequency of
400 kHz.
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Figure 58: Phase noise distribution using the adaptive body bias scheme (∆f is at 400 kHz).
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Figure 59: Matlab modelilng with only VTH variation considered.
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Figure 60: Matlab modelilng with only VTH variation considered w/ body biasing.

To further verify the compensation results of adaptive body biasing technique, the
phase noise model illustrated in equation 13 is utilized again, for simplicity, only VTH is
considered to have Gaussian distribution with the mean value of 0.42 V, and the standard
deviation is set to be 5 %, that is 0.021 V, 10000 samples were calculated, and the probability
density of phase noise with and without adaptive body biasing are plotted in Figure 59 and
Figure 60. With the same mean value of phase noise, which is -120.7dBc/Hz, the standard
deviation is reduced from 0.1944 to 0.136 with the added body biasing.

5.5 Summary
In this chapter, nanoscale CMOS reliability and process variation effect on Colpitts
oscillator was studied. We have examined reliability issues such as hot electron effect on Colpitts
oscillator by mixed-mode device and circuit simulation to investigate the physical insight of
impact ionization. Analytical equation of phase noise was derived and modeled. The analytical
model predicts that the phase noise increases after hot electron stress due to an increased
interface states and 1/f noise up-conversion to the carrier. A good agreement between simulation
and modeling is reached. Variability of Colpitts oscillator is simulated using Monte Carlo
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algorithm. As evidenced by Monte Carlo simulation results, the Colpitts oscillator is also
sensitive to process variations. An adaptive body bias to minimize process variation effect on the
Colpitts oscillator was also proposed and is proved by ADS and Matlab simulation.
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CHAPTER SIX：ON CHIP PVT SENSING USING PLL
This chapter is about a robust adaptive design technique to reduce PVT variation effects
on RF circuits. The sensing part is accomplished by a PLL. By doing this, we assume there is
already PLL existing in the same chip, so no extra design overhead is required. This idea has
been applied with digital circuit [91], but not in RF circuit to the author’s best knowledge.

6.1 PLL Design
6.1.1 PLL in the system
PLL is a significant part in modern communication system. It is widely used for carrier
phase/frequency recovery and synchronization, frequency division and multiplication,
demodulation, symbol/bit synchronization, clock recovery etc. PLL is a feedback system, which
compares the phase and frequency of input signal with its output. It adjusts the control signal of
VCO, makes its output frequency and phase to match with the input. Here is the diagram of a
PLL shown in Figure 61. The core component includes PFD (phase frequency detector), CP
(charge pump), LPF (low pass filter), VCO (voltage controlled oscillator), and a frequency
divider.

Figure 61: Diagram of PLL.
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6.1.2 PFD and Charge pump
A phase frequency detector composed mainly by NAND gate is illustrated in Figure 62.
It compares phases of two inputs and generates two outputs that are not complementary. The
average output is linear to the phase difference of two inputs. The output is positive if the input
has higher frequency, zero if lagging. The width is equal to the phase difference between the two
inputs.

Figure 62: Architecture of Phase Frequency Detector.

Figure 63: Architecture of charge pump.
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Figure 63 shows the architecture of a simple charge pump which transfers the pulses of
PFD output into a specific control voltage. [92] Two switched current source pumps charge into
and out of loop filter according to two logical inputs. To balance the delay difference of these
two inputs, a complementary pass gate is inserted.
6.1.3 VCO
A three stage current starved ring oscillator as shown in Figure 64 is used in this PLL. [93]
The output voltage of charge pump is filtered by a second order low pass filter and used to
control the output frequency. The output frequency can be expressed as [94]
𝑓𝑜𝑠𝑐 = 𝑁𝐶

𝐼𝑆

𝐿 𝑉𝐷𝐷

=

𝜇𝑛 𝐶𝑜𝑥 𝑊0 (𝑉𝐶𝑇𝑅𝐿 −𝑉𝑇0 )2

(19)

2𝐿0 𝑁𝐶𝐿 𝑉𝐷𝐷

Where Is is drain current of nMOS transistor, N is the number of stages in the oscillator, N=3
here. CL is the load capacitance for each inverter stage, VDD is supply voltage, 𝜇𝑛 is the mobility of
nMOS transistor, 𝑉𝑇0 is the threshold voltage of nMOS transistor, Cox is gate oxide capacitance per unit
area, W0 and L0 are the width and length of the nMOS transistor respectively.

Figure 64: 3 stage current starve ring oscillator.
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6.1.4 Simulation results of PLL
After properly tuning, the PLL is locked with the input signal set at a period of 0.45 ns.
Figure 65 shows the time it takes the control signal Vout to stabilize which is about 200 ns.
Figure 66 illustrates the two input signals as well as VCO output when PLL is unlocked (left)
and locked (right). The phase error is (0.009/0.45)*2*pi ≈ 7.2 o.
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Figure 65: Vctrl vs. Time.
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Figure 67: Unlocked and locked charge pump current.

A key effort in designing this PLL is choose the right charge pump structure and
transistor sizing. When the PLL is locked, the current flow through the up and down transistor in
each cycle should be equal. The left side of Figure 67 is the current through two switch
transistors, one can see that there is big mismatch between these two and the total current in one
cycle is not equal. This is during the time the PLL is unlocked. This is correspondent to the part
when Vout is climbing in Figure 65. While the right side is the current when PLL is locked, the
net current injected by the CP now is zero. The aforementioned phase error is created here since
the average value of control signal Vctrl needs to be constant, corresponding to the flat region in
Figure 65.

6.2 PLL to sense PVT and Process variation
6.2.1 Why PLL can be used for sensing
A chip in operation is subjected to multiple sources of variations: process variation,
supply voltage variation, temperature instability, transistor aging (δVth, δµn,). These variations
will reflect themselves in circuit performances instability. For example, frequency of a free
running ring oscillator which is described in equation (19) is affected by these variations through
unstable mobility µn , threshold voltage VT0 , supply voltage VDD etc.
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However, for a PLL whose input frequency is constant during operation to keep locked,
fosc of its inside oscillator should be exactly the same as the input frequency. In this PLL
designed, ring oscillator has a Vctrl signal which shift with these variation mentioned above, so
that it has stable output frequency no matter what the circuit suffers from. From equation (19),
Vctrl can be transformed into
VCTRL = �
Here, k =

2L0 NCL VDD fosc
µn Cox W0

2L0 NCL fosc

+ VT0 = �k

VDD
µn

+ VT0

(20)

Cox W0

To simplify the analysis, we assume Vctrl signal is influenced by Vdd, VT0, µn only, Thus

𝛿Vctrl can be expressed as:
𝛿𝑉𝐶𝑇𝑅𝐿 =

𝜕𝑉𝐶𝑇𝑅𝐿
𝜕𝑉𝐷𝐷

𝛿𝑉𝐷𝐷 +

𝜕𝑉𝐶𝑇𝑅𝐿
𝜕𝜇𝑛

𝛿𝜇𝑛 +

𝜕𝑉𝐶𝑇𝑅𝐿
𝜕𝑉𝑇0

And the three parts can be derived separately as:
𝜕𝑉𝐶𝑇𝑅𝐿
𝜕𝑉𝐷𝐷

=

𝜕𝑉𝐶𝑇𝑅𝐿

√𝑘
,
2�𝜇𝑛 𝑉𝐷𝐷

𝜕𝜇𝑛

=−

𝛿𝑉𝑇0

�𝑘𝑉𝐷𝐷
3
2𝜇𝑛 2

,

(21)

𝜕𝑉𝐶𝑇𝑅𝐿
𝜕𝑉𝑇0

=1

Plug these three derivatives into equation (21), it can be rewritten as
𝛿𝑉𝐶𝑇𝑅𝐿 = 2

√𝑘

�𝜇𝑛𝑉𝐷𝐷

𝛿𝑉𝐷𝐷 −

�𝑘𝑉𝐷𝐷
3

2𝜇𝑛 2

𝛿𝜇𝑛 + 𝛿𝑉𝑇0

(22)

From equation (22), one can see that PLL as an on-chip sensor accounts for all these
variations mentioned above, using Vctrl as the monitoring signal. As a result, Vctrl signal can be
used as a monitor to reflect how the circuit is suffered from: for a fresh chip in a good working
condition, Vctrl will be lower; (Since a free running oscillator has higher frequency in good
condition, and oscillator output frequency increases with Vctrl.) When the chip is degraded or in
working in bad environment, Vctrl has to be higher to lift the oscillator output frequency, so that it
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can keep up with the input. Thus an on-chip PLL can be used as comprehensive monitor to
reflect inside degradation and outside working condition.
6.2.2 PLL sensing capability
Here are a few simulation results showing how Vctrl in a PLL and free-running ring
oscillator change with different source of variations: supply voltage, temperature variations, Vth
and mobility variations and technology corners.

As demonstrated in Figure 68 when Vdd

increases, free-running ring oscillator frequency increases while Vctrl of PLL decreases.

Figure 68: Voltage sensing capability.
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Figure 69: Temperature sensing capability.

Figure 70: Vth sensing capability.

In figure 69, temperature incensement leads to lower free-running ring oscillator
frequency and higer Vctrl of PLL. When Vth increases from 0.455 V to 0.495V in Figure 70, freerunning ring oscillator frequency decreases while Vctrl increases.
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Figure 71: Mobility sensing capability.

Mobility is swept from 400 cm2V-1s-1 to 470 cm2 V-1s-1 in Figure 71. When the mobility is
decreased due to any kind of degradation, the frequency of a free running oscillator decreases.
The control signal in a PLL with the constant input increases so that the output frequency can
keep up with the input signal.

Figure 72: PLL sensing capability at three corners.
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With three technology corners, SS, TT, and FF, the free running frequency of ring
oscillator and control signal of PLL have the opposite trends too. (Simulation results shown in
Figure 72) The faster the technology, higher oscillation frequency, lower control voltage for
PLL, vice versa.

6.3 PLL compensated current injection PA
6.3.1 PA design
A simple class AB power amplifier is designed using load pull and source pull in TSMC
0.18 µm RF technology. The architecture is shown in Figure 73. Adaptive body biasing
technique has been widely used for digital and RF applications

[ 95 ]

, here it is adopted to

compensate the output power degradations. With the body biasing effects of NMOS transistor,
higher positive body biasing will decrease the threshold voltage, make the main transistor open
more, let more drain current go through, thus output more power to the load.

Figure 73: One Stage Class AB PA used for verification.

The following equations explain body effects
𝑉𝑇𝐻 = 𝑉𝑇0 + 𝛾(�2∅𝐹 − 𝑉𝐵𝑆 − �2∅𝐹 )
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(23)

Here, VT0 is the original threshold voltage of this NMOS transistor, γ is body effect

coefficient lies between 0.3 and 0.4 V0.5,

∅F = (kT/q)ln(Nsub /ni) , Nsub is doping

concentration of substrate, VBS is body source potential difference. Similarly, if we simplify the

analysis, suppose the transistor is only affected by VTH, 𝜇 and Vdd, then 𝛿Vth with respect to

these three variation sources can be written as:
𝛿𝑉𝑇𝐻 =

𝜕𝑉𝑇𝐻
𝜕𝑉𝑇0

𝛿𝑉𝑇0 +

𝜕𝑉𝑇𝐻
𝜕𝑉𝐵𝑆

𝛿𝑉𝐵𝑆 = 𝛿𝑉𝑇0 −

𝛾𝛿𝑉𝐵𝑆

2�2∅𝐹 −𝑉𝐵𝑆

(24)

From equation (24), the total threshold voltage variation comes from two sources. One is
threshold variation due to inside degradation and outside environmental change that is shared by
all transistors on the chip. The other one comes from the tuning of body bias voltage VBS. If VBS
is properly designed that it is controlled by Vctrl signal from PLL as previously described, it is
possible that delta Vth can be much more flat with respect to all these variations.
With bad working conditions or severe device degradation, ring oscillator (w/o
compensation) frequency decreases, output power of PA (w/o compensation) also decreases.
However, Vctrl signal from PLL increases, (so that ring oscillator frequency in PLL keeps
unchanged), if VBS also increases by certain range, the output power of PA can be kept constant
too. On the other hand, in better working environment, both oscillator and PA tend to have
higher output, however, the lower Vctrl and VSB signal will drag them down to a lower value,
make the output trends with these variations more flat.
6.3.2 Mapping technique
To reach the goal described in the last paragraph of 6.3.1, we firstly simulated PLL with a
variety of PVT changes and obtained a group of Vctrl values with respect to these variations. For
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example: condition 1 (Vdd =2.5V, Vth =0.475V,µn=435 cm2V-1s-1 , TT, 25 oC) Vcrtl =0.775V,
condition 2 (Vdd =2.5V, Vth =0.475V,µn=435 cm2 V-1s-1 , TT, 45 oC) Vcrtl =0.815V…
After that, with the exact same variations applied to PLL, each time PA is simulated with
body bias voltage tuned so that output power of PA reaches a normalized value (Vdd =2.5V, Vth
=0.475V,µn=435 cm2V-1s-1 , TT, 25 oC), this group of VABB are also recorded. For example:
condition 1, (Vdd =2.5V, Vth =0.475V,µn=435 cm2V-1s-1 , TT, 25 oC) VABB =0.3V, condition 2
(Vdd =2.5V, Vth =0.475V,µn=435 cm2V-1s-1 , TT, 45 oC) VABB=0.375V…
Then these two groups of Vctrl value and VABB value are mapped on one chart, the
scattered dots were extrapolated linearly and the trend is obtained as shown in Figure 74.

Figure 74: mapping from PLL to ABB.

As we already got Vctrl signal and desired VABB from separate PLL and PA simulation,
the last part is to conduct voltage shifting by a differential amplifier. This conversion is
completed by a mapping circuit shown in Figure 75, and the body biasing voltage VABB is related
to VCTRL by
𝑅

𝑉𝐴𝐵𝐵 = 𝑅2 (𝑉𝐶𝑇𝑅𝐿 − 𝑉𝑟𝑒𝑓 )
1

(25)
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Vref is a constant DC biasing value set by calculation.

Figure 75: mapping circuit implementation.

VABB is equal to VBS for the main transistor of PA since the source node is connected to
ground here. The variation of VBS can be derived as following:

𝜕𝑉𝐵𝑆

𝛿𝑉𝐵𝑆 = 𝜕𝑉

𝐶𝑇𝑅𝐿

𝑅

𝛿𝑉𝐶𝑇𝑅𝐿 = 𝑅2 𝛿𝑉𝐶𝑇𝑅𝐿

(26)

1

If we plug in equation (22) from section 6.2.1, yields,

𝛿𝑉𝐵𝑆 =

𝑅2

√𝑘
(
𝑅1 2�𝜇𝑛 𝑉𝐷𝐷

𝛿𝑉𝐷𝐷 −

�𝑘𝑉𝐷𝐷
3

2𝜇𝑛 2

𝛿𝜇𝑛 + 𝛿𝑉𝑇0 )

(27)

6.3.3 Compensated results
After all preparations described above, the PA circuit with compensation from PLL is
simulated and the results are compared with PA without compensation. Before we list the
comparison, let’s combine equation (24) and equation (27) together, that’s how we get the
variation of threshold voltage of PA main transistor:
𝛿𝑉𝑇𝐻 = 𝛿𝑉𝑇0 −

𝛾𝑅2
√𝑘
(
2𝑅1 �2∅𝐹 −𝑉𝐵𝑆 2�𝜇𝑛 𝑉𝐷𝐷

𝛿𝑉𝐷𝐷 −
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�𝑘𝑉𝐷𝐷
3

2𝜇𝑛 2

𝛿𝜇𝑛 + 𝛿𝑉𝑇0 )

(28)

For the PA circuit shown in Figure 73, we make a few assumptions to simplify the
analysis: (1) VDD variation is linearly proportional to VGS ,
∆Po

linearly proportional to drain current of main transistor,
1

in saturation region,ID = µn Cox
2

W1
L1

Po

=

VGS = αδVDD ,(2)Output power is

∆ID
ID

; (3) Main transistor is working

(VGS − VTH )2 ,(4) Drain current ID fluctuation subjects to

key transistor parametric drifts µn ,δVGS and δVTH .
Then delta ID can be expressed as,
𝛿𝐼𝐷 =

𝜕𝐼𝐷

𝜕𝜇𝑛

𝛿𝜇𝑛 +

𝜕𝐼𝐷

𝜕𝑉𝐺𝑆

𝛿𝑉𝐺𝑆 +

𝜕𝐼𝐷

𝛿𝑉𝑇𝐻

𝜕𝑉𝑇𝐻

And for these three derivatives,
𝜕𝐼𝐷

𝜕𝜇𝑛

1

= 2 𝛽(𝑉𝐺𝑆 − 𝑉𝑇𝐻 )

Here,

𝛽 = 𝐶𝑜𝑥

𝑊1
𝐿1

𝜕𝐼𝐷

𝜕𝑉𝐺𝑆

= 𝜇𝑛 𝛽

𝜕𝐼𝐷

𝜕𝑉𝑇𝐻

(29)

= −𝜇𝑛 𝛽

(𝑉𝐺𝑆 − 𝑉𝑇𝐻 )

Again, plug in these three derivatives into equation (29), which can be re-written as,
1

𝛿𝐼𝐷 = 2 𝛽(𝑉𝐺𝑆 − 𝑉𝑇𝐻 )𝛿𝜇𝑛 + 𝜇𝑛 𝛽𝛼𝛿𝑉𝐷𝐷 −𝜇𝑛 𝛽 �𝛿𝑉𝑇0 −
=𝜇𝑛 𝛽 �𝛼 −

𝛾𝑅2
√𝑘
� 𝛿𝑉𝐷𝐷
2𝑅1 �2∅𝐹 −𝑉𝐵𝑆 2�𝜇𝑛𝑉𝐷𝐷

1

𝛾𝑅2
√𝑘
(
𝛿𝑉𝐷𝐷
2𝑅1 �2∅𝐹 −𝑉𝐵𝑆 2�𝜇𝑛 𝑉𝐷𝐷

+ �2 𝛽(𝑉𝐺𝑆 − 𝑉𝑇𝐻 )−𝜇𝑛 𝛽
𝛾𝑅2

2𝑅1 �2∅𝐹 −𝑉𝐵𝑆

If we normalize equation (30) to ID, it yields:

𝛾𝑅2

2𝑅1 �2∅𝐹 −𝑉𝐵𝑆

)𝛿𝑉𝑇0

�𝑘𝑉𝐷𝐷
3

2𝜇𝑛 2

−

�𝑘𝑉𝐷𝐷
3

2𝜇𝑛 2

𝛿𝜇𝑛 +

𝛿𝑉𝑇0 )�

� 𝛿𝜇𝑛 −𝜇𝑛 𝛽(1 −

(30)

2
𝛾𝑅2
𝛿𝐼𝐷
√𝑘
=
(𝛼 −
)𝛿𝑉𝐷𝐷
𝐼𝐷
𝑉𝐺𝑆 − 𝑉𝑇𝐻
2𝑅1 �2∅𝐹 − 𝑉𝐵𝑆 2�𝜇𝑛 𝑉𝐷𝐷
+�

1
𝛾𝑅2
�𝑘𝑉𝐷𝐷
−
3 � 𝛿𝜇𝑛
𝜇𝑛 𝑅1 (𝑉𝐺𝑆 − 𝑉𝑇𝐻 )�2∅𝐹 − 𝑉𝐵𝑆
2𝜇𝑛 2
−𝑉

2

𝐺𝑆 −𝑉𝑇𝐻
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(1 −

𝛾𝑅2

2𝑅1�2∅𝐹 −𝑉𝐵𝑆

)𝛿𝑉𝑇0

(31)

And if we compare this result to PA without any compensation using the same
assumptions, we can similarly arrive at:
1

𝛿𝐼𝐷0 = 𝜇𝑛 𝛽′ 𝛼𝛿𝑉𝐷𝐷 + 2 𝛽′ (𝑉𝐺𝑆 − 𝑉𝑇0 )𝛿𝜇𝑛 −𝜇𝑛 𝛽𝛿𝑉𝑇0 ,

Here, 𝛽′ = 𝐶𝑜𝑥

𝑊1
𝐿1

(32)

(𝑉𝐺𝑆 − 𝑉𝑇0 )

Normalized to ID0, gives

𝛿𝐼𝐷0
𝐼𝐷0

=𝑉

2

𝐺𝑆 −𝑉𝑇0

1

𝛼𝛿𝑉𝐷𝐷 + 𝜇 𝛿𝜇𝑛 − − 𝑉
𝑛

2

𝐺𝑆 −𝑉𝑇0

𝛿𝑉𝑇0

(33)

Figure 76: Compensated Pout @ 3 corners.

Finally, the compensated and non-compensated results are shown in Figure 76 to Figure
81. The compensation results turn out to be good. We can see that under each condition there is
obvious improvement after the adaptive body biasing is applied. Figure 76 shows how process
variation affects the PA performance. The one with compensation appears to be much more
insensitive to technology corner change.
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Figure 77: Compensated Pout with VDD variation.

VDD variation is demonstrated in Figure 77. With 5 dBm input, the output power with
compensation is more flat, compared to the PA output power without compensation.

Figure 78: Compensated output power with temperature variation.

Figure 78 is the output power trend with temperature variation. Output power of PA
decreases with increased temperature. However, the one with compensation drops much slower.
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Figure 79: Compensated Pout with Vth variation.

Vth variation is presented in Figure 79, one may see that higher Vth will lead to less output
power. Although the compensation effect is not as obvious as the others, the one with
compensation does have more flat trend than the one without.

Figure 80: Compensated Pout with mobility variation.

Compensated Pout with mobility variation are plotted in Figure 80. Again, PA with
compensation has more flat output power with respect to mobility variation.
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If we compare equations (30, 31) with equations (32, 33), one can make at least two
observations:
1. Three targeted trends: ID vs. Vdd, ID vs. µn, ID vs. Vth, are consistent with these
simulated results. As it is demonstrated that Vdd and mobility increase leads to higher output
power, and Vth increase leads to lower output power.
2. The canceling effects with respect to each variation comes from the “minus a positive
value part” in each bracket. One can predict that with other variations that are not included in this
equation analysis, there exist similar canceling mechanisms. That’s how PLL can be used as a
comprehensive monitor, and Vctrl signal can be applied for comprehensive compensation.

6.4 Summary
Based on the observations that control signal of ring oscillator varies with fluctuations
from process, voltage shifts, temperature instability (PVT) to keep PLL locked, the author
introduces this new method using Vctrl from PLL to compensate variations in RF circuits such as
PA. A free running ring oscillator is simulated against PVT variations; the oscillation frequency
variation trends with these variations are obtained. A PLL circuit was designed to generate the
desired Vctrl signal. Op amp is utilized to convert Vctrl signal to body biasing of a class AB PA.
Simulation results shows that output power as a function of PVT with body biasing becomes
more stable compared to the one with no compensation. This technique serves as a candidate for
stabilizing RF circuit performances with neglect able design overhead.
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CHAPTER SEVEN：CONCLUSIONS
7.1 Accomplishments
In this work, the author evaluated hot electron and oxide stress effects on Class E PA
based on a designed chip and reliability experiments. A chip was fabricated using TSMC 0.18
µm mixed-signal RF process. Test results shows that under elevated DC stress for 10 hours,
chips behaved different degradations in S21, output power, PAE due to gate oxide stress as well
as hot carrier degradation. The more DC stress applied, more degradation observed. Experiments
have been supported by mixed mode circuit simulation.
Several temperature compensation techniques established for RF PA, their compensation
capability have been compared. Device as well as PA self-heating effects have been simulated in
TCAD sentaurus, lattice temperature is proved to increase by 52K while source and drain stress
is increased to 4.5 V for a single device, or increase by 55 K in PA circuit application when
transient simulation is used. A simple gate biasing circuit turns out to be the most effective
among them. The compensation mechanism has been verified with analytical equations;
A Colpitts oscillator was designed in ADS. Process variations and reliability issues
featured by phase noise are examined using Monte Carlo simulation. Analytical equations were
developed and model in Matlab to support the compensation body biasing circuit. Mixed-mode
simulation was carried out to evaluate its impact ionization, field and current distribution inside
CMOS transistor.
After that a PLL circuit was studied and a robust, adaptive design technique was
introduced into RF circuit. PVT variation effects on RF circuits were analyzed with ADS
simulation and analytical equations. PLL used as an on chip monitor can reflect the environment
condition and automatically adjust the control voltage of body biasing of RF circuit. Circuit
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compensated by this automatic bod biasing technique has more flat results compared with its
counterpart without compensation.

7.2 Future Work

With all those contributions mentioned above, this work is not fully completed yet, more
effort should be made by the following researchers. Since NBTI has become a field drawing
more and more eyes, it needs to be supported by detailed mixed mode, at least device level
simulation, provided that Sentaurus has this new feature added on and not enough experimental
data handy. This simulation results be observed in mixed mode RF circuit can be applied in more
RF circuits performance analysis with regards to NBTI effects.
Reliability research is about the study of different degradation mechanism; predict device
as well as circuit lifetime; and propose feasible, effective solutions to increase product yield and
eliminate possible loss. Current work has been focused on the study of different types of
degradation, and the search for compensation circuits. However, lifetime study for different RF
circuits due to different degradation mechanisms still requires more attention.
Besides these, it is still a big task to discover new comprehensive degradation monitor
circuit and new compensation method. More RF circuits should be implemented and the monitor
and compensation capability should be tested with real chip and compared between them.
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